AT90USB82 datasheet(18/306 Pages) ATMEL

18 / 306 page

7707E–AVR–11/08

AT90USB82/162

The 32 general purpose working registers, 64 I/O registers, and the 512 bytes of internal data

SRAM in the AT90USB82/162 are all accessible through all these addressing modes. The Reg-

ister File is described in “General Purpose Register File” on page 11.

Figure 5-2.

Data Memory Map

5.2.1

Data Memory Access Times

This section describes the general access timing concepts for internal memory access. The

internal data SRAM access is performed in two clkCPU cycles as described in Figure 5-3.

Figure 5-3.

On-chip Data SRAM Access Cycles

5.3

EEPROM Data Memory

The AT90USB82/162 contains 512 bytes of data EEPROM memory. It is organized as a sepa-

rate data space, in which single bytes can be read and written. The EEPROM has an endurance

of at least 100,000 write/erase cycles. The access between the EEPROM and the CPU is

described in the following, specifying the EEPROM Address Registers, the EEPROM Data Reg-

ister, and the EEPROM Control Register.

32 R

egisters

64 I/O

egisters

nternal S RAM

(512

x 8)

$0000 - $001F

$0020 - $005F

$2FF

$0060 - $00FF

ata Memory

160 E

xt I/O

eg.

$0100

clk

Data

Address

Address valid

Compute Address

CPU

Memory Access Instruction

Next Instruction

AT90USB82 Datasheet(PDF) 18 Page - ATMEL Corporation

AT90USB82 Datasheet(HTML) 18 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL