ST6215C_09 datasheet(24/105 Pages) STMICROELECTRONICS

No. de pieza	ST6215C

Descripción Electrónicos	8-bit MCUs with A/D converter, two timers, oscillator safeguard & safe reset

PDF	105 Pages

Scroll/Zoom	100%

Fabricante Electrónico	STMICROELECTRONICS [STMicroelectronics]

Página de inicio	http://www.st.com

Logo

24 / 105 page

ST6215C ST6225C

24/105

5.3 RESET

5.3.1 Introduction

The MCU can be reset in three ways:

■ A low pulse input on the RESET pin

■ Internal Watchdog reset

■ Internal Low Voltage Detector (LVD) reset

5.3.2 RESET Sequence

The basic RESET sequence consists of 3 main

phases:

■ Internal (watchdog or LVD) or external Reset

event

■ A delay of 2048 clock (fINT) cycles

■ RESET vector fetch

The reset delay allows the oscillator to stabilise

and ensures that recovery has taken place from

the Reset state.

The RESET vector fetch phase duration is 2 clock

cycles.

When a reset occurs:

– The stack is cleared

– The PC is loaded with the address of the Reset

vector. It is located in program ROM starting at

address 0FFEh.

A jump to the beginning of the user program must

be coded at this address.

– The interrupt flag is automatically set, so that the

CPU is in Non Maskable Interrupt mode. This

prevents the initialization routine from being in-

terrupted. The initialization routine should there-

fore be terminated by a RETI instruction, in order

to go back to normal mode.

Figure 13. RESET Sequence

VDD

RESET PIN

WATCHDOG

VIT+

VIT-

WATCHDOG UNDERFLOW

RESET

2048 CLOCK CYCLE (fINT) DELAY

LVD

RESET

INTERNAL

RUN

RESET

RUN

RESET

ST6215C Datasheet(PDF) 24 Page - STMicroelectronics

ST6215C Datasheet(HTML) 24 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL