 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ST10F276Z5 Datasheet(PDF) 49 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F276Z5 Datasheet(HTML) 49 Page - STMicroelectronics |
|
|
49 / 239 page  ST10F276Z5 Bootstrap loader 49/239 Valid dominant bit on CAN1 RxD The ST10F276Z5 starts bootstrapping via CAN1; the bootstrapping method is new and is described in the next paragraph 5.4. Figure 5 shows the program flow of the new bootstrap loader. It clearly illustrates how the new functionalities are implemented: ● UART: UART has priority over CAN after a falling edge on CAN1_RxD until the first valid rising edge on CAN1_RxD; ● CAN: Pulses on CAN1_RxD shorter than 20*CPU-cycles are filtered. 5.2.2 ST10 configuration in BSL When the ST10F276Z5 has entered BSL mode, the configuration shown in Table 30 is automatically set (values that deviate from the normal reset values are marked in bold). Table 30. ST10 configuration in BSL mode Function or register Access Notes Watchdog Timer Disabled Register SYSCON 0404H (1) 1. In Bootstrap modes (standard or alternate) ROMEN, bit 10 of SYSCON, is always set regardless of EA pin level. BYTDIS, bit 9 of SYSCON, is set according to data bus width selection via Port0 configuration. XPEN bit set for Bootstrap via CAN or Alternate Boot mode Context Pointer CP FA00H Register STKUN FC00H Stack Pointer SP FA40H Register STKOV FA00H Register BUSCON0 access to startup configuration(2) 2. BUSCON0 is initialized with 0000h, external bus disabled, if pin EA is high during reset. If pin EA is low during reset, BUSACT0, bit 10, and ALECTL0, bit 9, are set enabling the external bus with lengthened ALE signal. BTYP field, bit 7 and 6, is set according to Port0 configuration. Register S0CON 8011H Initialized only if Bootstrap via UART Register S0BG access to ‘00’ byte Initialized only if Bootstrap via UART P3.10 / TXD0 ‘1’ Initialized only if Bootstrap via UART DP3.10 ‘1’ Initialized only if Bootstrap via UART CAN1 Status/Control Register 0000H Initialized only if Bootstrap via CAN CAN1 Bit Timing Register access to ‘0’ frame Initialized only if Bootstrap via CAN XPERCON 042DH XRAM1-2, XFlash, CAN1 and XMISC enabled. Initialized only if Bootstrap via CAN P4.6 / CAN1_TxD ‘1’ Initialized only if Bootstrap via CAN DP4.6 ‘1’ Initialized only if Bootstrap via CAN |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Mexican ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
