| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
MPC5602DPB Datasheet(PDF) 2 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5602DPB Datasheet(HTML) 2 Page - Freescale Semiconductor, Inc |
|
2 / 27 page ![]() MPC5602D Microcontroller Product Brief, Rev. 3.1 Preliminary—Subject to Change Without Notice Introduction Freescale Semiconductor 2 1 Introduction The device core capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users’ implementations. Refer to Section 5, “Developer environment for more information. Table 2 provides specific memory and feature sets of the roadmap product members. The advanced and cost-efficient host processor core of this automotive controller family complies with the Power Architecture® technology. It operates at speeds of up to 48 MHz and offers high performance processing optimized for low power consumption. The device platform has a single level of memory hierarchy and can support a wide range of on-chip static random access memory (SRAM) and internal flash memory. 1.1 MPC5602D features • Single issue, 32-bit CPU core complex (e200z0h) — Compliant with the Power Architecture® embedded category — Includes an instruction set enhancement allowing variable length encoding (VLE) for code size footprint reduction. With the optional encoding of mixed 16-bit and 32-bit instructions, it is possible to achieve significant code size footprint reduction. • Up to 256 KB on-chip Code Flash supported with Flash controller and ECC • 64 KB on-chip Data Flash with ECC • Up to 16 KB on-chip SRAM with ECC • Interrupt controller (INTC) with multiple interrupt vectors, including 20 external interrupt sources and 18 external interrupt/wakeup sources • Frequency modulated phase-locked loop (FMPLL) • Crossbar switch architecture for concurrent access to peripherals, Flash, or SRAM from multiple bus masters • Boot assist module (BAM) supports internal Flash programming via a serial link (CAN or SCI) • Timer supports input/output channels providing a range of 16-bit input capture, output compare, and pulse width modulation functions (eMIOS-lite) • Up to 33 channel 12-bit analog-to-digital converter (ADC) • 2 serial peripheral interface (DSPI) modules • 3 serial communication interface (LINFlex) modules • 1 enhanced full CAN (FlexCAN) module with configurable buffers • Up to 79 configurable general purpose pins supporting input and output operations (package dependent) • Real Time Counter (RTC) with clock source from 128 kHz or 16 MHz internal RC oscillator supporting autonomous wakeup with 1 ms resolution with max timeout of 2 seconds • Up to 4 periodic interrupt timers (PIT) with 32-bit counter resolution • 1 System Module Timer (STM) |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |