CXD3003R datasheet(38/137 Pages) SONY

No. de pieza	CXD3003R

Descripción Electrónicos	CD Digital Signal Processor with Built-in Digital Servo and DAC

PDF	137 Pages

Scroll/Zoom	100%

Fabricante Electrónico	SONY [Sony Corporation]

Página de inicio	http://www.sony.co.jp

Logo

38 / 137 page

– 38 –

CXD3003R

Command bit

Processing

XVCO2 THRU = 0

XVCO2 THRU = 1

V16M output is connected internally to VCKI.

V16M output is not connected internally. Input the clock from VCKI.

Command bit

Processing

VCO2 CS = 0

VCO2 CS = 1

Low-speed wide-band PLL VCO2 is selected.

High-speed wide-band PLL VCO2 is selected.

∗ This command sets internal or external connection for the VCO2 used in CAV-W mode.

∗ The CXD3003R has two wide-band PLL VCO2, and this command selects one of these VCO1.

∗ Block diagram for VCO1 and VCO2 including VCOSEL1, VCOSEL2, KSL0 to 3, VCO1CS0, VCO1CS1 and

VCO2 CS.

∗ The CXD3003R has four multiplier PLL VCO1s, and this command selects one of these VCO1s.

Four VCOs are No.3, No.4, No.2 and No.1 in order of the maximum frequency.

Command bit

VCO1CS1

VCO1CS0

Processing

No.1 (Low-speed VCO for CXD3003)

No.2 (Middle-speed VCO for CXD3003)

No.3 (High-speed VCO for CXD3003)

No.4

Command

Data 4

MODE

specification

VCO1

CS1

VCO1

CS0

XVCO2

THRU

D11

D10

VCO2

CXD3003R Datasheet(PDF) 38 Page - Sony Corporation

CXD3003R Datasheet(HTML) 38 Page - Sony Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL