Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

WM8741GEDS/RV Datasheet(PDF) 24 Page - Wolfson Microelectronics plc

No. de pieza WM8741GEDS/RV
Descripción Electrónicos  24-bit 192kHz DAC with Advanced Digital Filtering
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  WOLFSON [Wolfson Microelectronics plc]
Página de inicio  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8741GEDS/RV Datasheet(HTML) 24 Page - Wolfson Microelectronics plc

Back Button WM8741GEDS/RV Datasheet HTML 20Page - Wolfson Microelectronics plc WM8741GEDS/RV Datasheet HTML 21Page - Wolfson Microelectronics plc WM8741GEDS/RV Datasheet HTML 22Page - Wolfson Microelectronics plc WM8741GEDS/RV Datasheet HTML 23Page - Wolfson Microelectronics plc WM8741GEDS/RV Datasheet HTML 24Page - Wolfson Microelectronics plc WM8741GEDS/RV Datasheet HTML 25Page - Wolfson Microelectronics plc WM8741GEDS/RV Datasheet HTML 26Page - Wolfson Microelectronics plc WM8741GEDS/RV Datasheet HTML 27Page - Wolfson Microelectronics plc WM8741GEDS/RV Datasheet HTML 28Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 64 page
background image
WM8741
Production Data
w
PD, Rev 4.2, October 2009
24
DSP MODE A
In DSP mode A, the first bit is sampled on the BCLK rising edge following the one that detects a low
to high transition on LRCLK. No BCLK edges are allowed between the data words. The word order
is DIN left, DIN right.
Figure 17 DSP Mode A Timing Diagram
DSP MODE B
In DSP mode B, the first bit is sampled on the BCLK rising edge, which detects a low to high
transition on LRCLK. No BCLK edges are allowed between the data words. The word order is DIN
left, DIN right.
Figure 18 DSP Mode B Timing Diagram
PCM MODE SAMPLING RATES
The WM8741 supports master clock rates of 128fs to 768fs, where fs is the audio sampling
frequency (LRCLK), typically 32kHz, 44.1kHz, 48kHz, 88.2kHz, 96kHz, 176.4kHz or 192kHz.
The WM8741 has a master clock detection circuit that automatically determines the relationship
between the master clock frequency and the sampling rate.
The master clock should be
synchronised with LRCLK, although the WM8741 is tolerant of phase differences or jitter on this
clock.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com