Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

WM8978CGEFL/V Datasheet(PDF) 94 Page - Wolfson Microelectronics plc

No. de pieza WM8978CGEFL/V
Descripción Electrónicos  Stereo CODEC with Speaker Driver
PDF  118 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  WOLFSON [Wolfson Microelectronics plc]
Página de inicio  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8978CGEFL/V Datasheet(HTML) 94 Page - Wolfson Microelectronics plc

Back Button WM8978CGEFL/V Datasheet HTML 90Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 91Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 92Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 93Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 94Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 95Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 96Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 97Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 98Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 94 / 118 page
background image
WM8978
Production Data
w
PD, Rev 4.5, October 2011
94
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
4:2
BCLKDIV
000
Configures the BCLK output frequency, for use
when the chip is master over BCLK.
000=divide by 1 (BCLK=SYSCLK)
001=divide by 2 (BCLK=SYSCLK/2)
010=divide by 4
011=divide by 8
100=divide by 16
101=divide by 32
110=reserved
111=reserved
Digital Audio
Interfaces
1
0
Reserved
0
MS
0
Sets the chip to be master over LRC and BCLK
0=BCLK and LRC clock are inputs
1=BCLK and LRC clock are outputs generated
by the WM8978 (MASTER)
Digital Audio
Interfaces
7 (07h)
8:4
00000
Reserved
3:1
SR
000
Approximate sample rate (configures the
coefficients for the internal digital filters):
000=48kHz
001=32kHz
010=24kHz
011=16kHz
100=12kHz
101=8kHz
110-111=reserved
Audio Sample
Rates
0
SLOWCLKEN
0
Slow clock enable. Used for both the jack insert
detect debounce circuit and the zero cross
timeout.
0 = slow clock disabled
1 = slow clock enabled
Analogue
Outputs
8 (08h)
8:6
000
Reserved
5:4
OPCLKDIV
00
PLL Output clock division ratio
00=divide by 1
01=divide by 2
10=divide by 3
11=divide by 4
General
Purpose
Input/Output
(GPIO)
3
GPIO1POL
0
GPIO1 Polarity invert
0=Non inverted
1=Inverted
General
Purpose
Input/Output
(GPIO)
2:0
GPIO1SEL
[2:0]
000
CSB/GPIO1 pin function select:
000= input (CSB/jack detection: depending on
MODE setting)
001= reserved
010=Temp ok
011=Amute active
100=PLL clk o/p
101=PLL lock
110=logic 1
111=logic 0
General
Purpose
Input/Output
(GPIO)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com