| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
LSM303DLHC Datasheet(PDF) 20 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LSM303DLHC Datasheet(HTML) 20 Page - STMicroelectronics |
|
20 / 43 page ![]() Digital interfaces LSM303DLHC 20/42 Doc ID 018771 Rev 1 5.1.2 Linear acceleration digital interface For linear acceleration the default (factory) 7-bit slave address is 0011001b. The slave address is completed with a Read/Write bit. If the bit is ‘1’ (read), a repeated START (SR) condition must be issued after the two sub-address bytes; if the bit is ‘0’ (write) the master transmits to the slave with the direction unchanged. Table 14 explains how the ead/write bit pattern is composed, listing all the possible configurations. In order to read multiple bytes, it is necessary to assert the most significant bit of the sub- address field. In other words, SUB(7) must be equal to 1 while SUB(6-0) represents the address of the first register to be read. In the presented communication format, MAK is master acknowledge and NMAK is no master acknowledge. Table 14. SAD+Read/Write patterns Command SAD[7:1] R/W SAD+R/W Read 0011001 1 00110011 (33h) Write 0011001 0 00110010 (32h) Table 15. Transfer when master is receiving (reading) multiple bytes of data from slave Master ST SAD +W SUB SR SAD +R MAK MAK NMAK SP Slave SAK SAK SAK DATA DATA DATA |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |