Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

W25Q128FVCIP Datasheet(PDF) 84 Page - Winbond

No. de pieza W25Q128FVCIP
Descripción Electrónicos  3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  WINBOND [Winbond]
Página de inicio  http://www.winbond.com
Logo WINBOND - Winbond

W25Q128FVCIP Datasheet(HTML) 84 Page - Winbond

Back Button W25Q128FVCIP Datasheet HTML 80Page - Winbond W25Q128FVCIP Datasheet HTML 81Page - Winbond W25Q128FVCIP Datasheet HTML 82Page - Winbond W25Q128FVCIP Datasheet HTML 83Page - Winbond W25Q128FVCIP Datasheet HTML 84Page - Winbond W25Q128FVCIP Datasheet HTML 85Page - Winbond W25Q128FVCIP Datasheet HTML 86Page - Winbond W25Q128FVCIP Datasheet HTML 87Page - Winbond W25Q128FVCIP Datasheet HTML 88Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 97 page
background image
W25Q128FV
- 83 -
9.6 AC Electrical Characteristics(6)
DESCRIPTION
SYMBOL
ALT
SPEC
UNIT
MIN
TYP
MAX
Clock frequency for Read Data instruction (03h)
fR
D.C.
50
MHz
Clock frequency for QPI Read instructions (0Bh,
EBh, 0Ch), with different dummy clocks
FR
fC1
D.C.
33~104
MHz
Clock frequency for all other SPI/QPI instructions
2.7V-3.6V VCC & Industrial Temperature
FR
fC1
D.C.
104
MHz
Clock High, Low Time
for all instructions except for Read Data (03h)
tCLH,
tCLL(1)
4
ns
Clock High, Low Time
for Read Data (03h) instruction
tCRLH,
tCRLL(1)
8
ns
Clock Rise Time peak to peak
tCLCH(2)
0.1
V/ns
Clock Fall Time peak to peak
tCHCL(2)
0.1
V/ns
/CS Active Setup Time relative to CLK
tSLCH
tCSS
5
ns
/CS Not Active Hold Time relative to CLK
tCHSL
5
ns
Data In Setup Time
tDVCH
tDSU
2
ns
Data In Hold Time
tCHDX
tDH
3
ns
/CS Active Hold Time relative to CLK
tCHSH
3
ns
/CS Not Active Setup Time relative to CLK
tSHCH
3
ns
/CS Deselect Time (for Array Read
Array Read)
tSHSL1
tCSH
10
ns
/CS Deselect Time (for Erase or Program
Read
Status Registers)
Volatile Status Register Write Time
tSHSL2
tCSH
50
50
ns
Output Disable Time
tSHQZ(2)
tDIS
7
ns
Clock Low to Output Valid
2.7V-3.0V / 3.0V-3.6V
tCLQV1
tV1
7 / 6
ns
Clock Low to Output Valid (Non-array Read)
2.7V-3.0V / 3.0V-3.6V
tCLQV2
tV2
8.5 / 7.5
ns
Output Hold Time
tCLQX
tHO
2
ns
/HOLD Active Setup Time relative to CLK
tHLCH
5
ns
Continued – next page



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com