| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
AZP53 Datasheet(PDF) 4 Page - Arizona Microtek, Inc |
|
|
|||||||||||||||||||||||||||||
AZP53 Datasheet(HTML) 4 Page - Arizona Microtek, Inc |
|
4 / 13 page ![]() Arizona Microtek, Inc. AZP53 Low Phase Noise Sine Wave/CMOS to LVPECL Buffer/Translator www.azmicrotek.com +1-480-962-5881 4 Request a Sample Mar 2013, Rev 2.2 Figure 2- S11, Parameters, D Input INPUT TERMINATION The D input bias is VDD/2 fed through an internal 10kΩ resistor. For clock applications, an input signal of at least 750mVpp ensures the AZP53 meets AC specifications. The input should also be AC coupled to maintain a 50% duty cycle on the outputs. The input can be driven to any voltage between 0V and VDD without damage or waveform degradation. D VDD/2 10k Ω Input signal A/R Figure 3 - Input Termination |
|
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |