| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
MPC8548ECHXATJB Datasheet(PDF) 13 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8548ECHXATJB Datasheet(HTML) 13 Page - Freescale Semiconductor, Inc |
|
13 / 151 page ![]() MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9 Freescale Semiconductor 13 Electrical Characteristics 2.1.3 Output Driver Characteristics The following table provides information on the characteristics of the output driver strengths. The values are preliminary estimates. 2.2 Power Sequencing The device requires its power rails to be applied in a specific sequence in order to ensure proper device operation. These requirements are as follows for power-up: 1. VDD, AVDD_n, BVDD, LVDD, OVDD, SVDD, TVDD, XVDD 2. GVDD All supplies must be at their stable values within 50 ms. NOTE Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step reach 10% of theirs. NOTE In order to guarantee MCKE low during power-up, the above sequencing for GVDD is required. If there is no concern about any of the DDR signals being in an indeterminate state during power-up, then the sequencing for GVDD is not required. Table 3. Output Drive Capability Driver Type Programmable Output Impedance ( ) Supply Voltage Notes Local bus interface utilities signals 25 25 BVDD = 3.3 V BVDD = 2.5 V 1 45(default) 45(default) BVDD = 3.3 V BVDD = 2.5 V PCI signals 25 OVDD = 3.3 V 2 45(default) DDR signal 18 36 (half strength mode) GVDD = 2.5 V 3 DDR2 signal 18 36 (half strength mode) GVDD = 1.8 V 3 TSEC/10/100 signals 45 L/TVDD = 2.5/3.3 V — DUART, system control, JTAG 45 OVDD = 3.3 V — I2C 150 OVDD = 3.3 V — Notes: 1. The drive strength of the local bus interface is determined by the configuration of the appropriate bits in PORIMPSCR. 2. The drive strength of the PCI interface is determined by the setting of the PCI_GNT1 signal at reset. 3. The drive strength of the DDR interface in half-strength mode is at Tj = 105C and at GVDD (min). |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |