| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
AD7674AST Datasheet(PDF) 6 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7674AST Datasheet(HTML) 6 Page - Analog Devices |
|
6 / 28 page ![]() AD7674 Rev. A | Page 6 of 28 Table 4. Serial Clock Timings in Master Read after Convert DIVSCLK[1] Symbol 0 0 1 1 Unit DIVSCLK[0] 0 1 0 1 SYNC to SCLK First Edge Delay Minimum t18 3 17 17 17 ns Internal SCLK Period Minimum t19 25 60 120 240 ns Internal SCLK Period Maximum t19 40 80 160 320 ns Internal SCLK HIGH Minimum t20 12 22 50 100 ns Internal SCLK LOW Minimum t21 7 21 49 99 ns SDOUT Valid Setup Time Minimum t22 4 18 18 18 ns SDOUT Valid Hold Time Minimum t23 2 4 30 89 ns SCLK Last Edge to SYNC Delay Minimum t24 3 60 140 300 ns Busy High Width Maximum (Warp) t28 1.75 2.5 4 7 μs Busy High Width Maximum (Normal) t28 2 2.75 4.25 7.25 μs Busy High Width Maximum (Impulse) t28 2.25 3 4.5 7.5 μs |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |