AS7C164A datasheet(6/10 Pages) ETC2

6 / 10 page

WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)

Dout

Din

Data Valid

tDW

tDH

(4)

High-Z

tWHZ

WE#

tWP

tCW

tWR

tAS

(4)

TOW

CE#

tAW

Address

tWC

CE2

WRITE CYCLE 2 (CE# and CE2 Controlled) (1,2,5,6)

Dout

Din

Data Valid

tDW

tDH

(4)

High-Z

tWHZ

WE#

tWP

tCW

CE#

tWR

tAS

tAW

Address

tWC

CE2

Notes :

1.WE#, CE# must be high or CE2 must be low during all address transitions.

2.A write occurs during the overlap of a low CE#, high CE2, low WE#.

3.During a WE#controlled write cycle with OE# low, tWP must be greater than tWHZ + tDW to allow the drivers to turn off and data to be

placed on the bus.

4.During this period, I/O pins are in the output state, and input signals must not be applied.

5.If the CE#low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high

impedance state.

6.tOW and tWHZ are specified with CL = 5pF. Transition is measured ±500mV from steady state.

NOVEMBER 2009

AS7C164A

8K X 8 BIT HIGH SPEED CMOS SRAM

NOVEMBER/2009 V1.2

Page 6 of 10

Alliance Memory Inc

AS7C164A Datasheet(PDF) 6 Page - List of Unclassifed Manufacturers

AS7C164A Datasheet(HTML) 6 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10

Datasheet Descarga

Enlace URL