HCPL2602 datasheet(9/15 Pages) HP

9 / 15 page

1-322

7. CMH is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state

(i.e., VOUT > 2.0 V).

8. CML is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state (i.e.,

VOUT < 0.8 V).

9. For sinusoidal voltages,

|dvCM|

––––––

πf

CMVCM (p-p)

max

10. No external pull up is required for a high logic state on the enable input. If the VE pin is not used, tying VE to VCC will result in

improved CMR performance.

11. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage of

≥ 3000 for one second

(leakage detection current limit, Ii-o ≤ 5 µA).

12. tPSK is equal to the worst case difference in tPHL and/or tPLH that will be seen between units at any given temperature within the

operating condition range.

13. See application section titled “Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew” for more information.

Notes:

1. Bypassing of the power supply line is required, with a 0.1

µF ceramic disc capacitor adjacent to each optocoupler as illustrated in

Figure 15. Total lead length between both ends of the capacitor and the isolator pins should not exceed 20 mm.

2. Device considered a two terminal device: pins 1, 2, 3, and 4 shorted together, and pins 5, 6, 7, and 8 shorted together.

3. The tPLH propagation delay is measured from the 3.75 mA point on the falling edge of the input pulse to the 1.5 V point on the rising

edge of the output pulse.

4. The tPHL propagation delay is measured from the 3.75 mA point on the rising edge of the input pulse to the 1.5 V point on the falling

edge of the output pulse.

5. The tELH enable propagation delay is measured from the 1.5 V point on the falling edge of the enable input pulse to the 1.5 V point

on the rising edge of the output pulse.

6. The tEHL enable propagation delay is measured from the 1.5 V point on the rising edge of the enable input pulse to the 1.5 V point on

the falling edge of the output pulse.

Figure 1. Typical High Level Output

Current vs. Temperature.

Figure 2. Typical Low Level Output

Voltage vs. Temperature.

Figure 3. Typical Input Characteristics.

1.0

203040

II – INPUT CURRENT – mA

1.2

1.4

1.6

1.8

2.0

2.2

2.4

2.6

25°C

70°C

0°C

Figure 5. Typical Low Level Output

Current vs. Temperature.

Figure 4. Typical Output Voltage vs.

Forward Input Current.

IF – FORWARD INPUT CURRENT – mA

RL = 350 Ω

RL = 1 KΩ

RL = 4 KΩ

VCC = 5 V

TA = 25 °C

-60

TA – TEMPERATURE – °C

100

-20

VCC = 5.5 V

VO = 5.5 V

VE = 2 V

II = 250 µA

-40

VCC = 5.5 V

VE = 2 V

II = 5 mA

0.5

0.4

-60

-20

100

TA – TEMPERATURE – °C

0.3

-40

0.1

0.2

IO = 16 mA

IO = 12.8 mA

IO = 9.6 mA

IO = 6.4 mA

VCC = 5 V

VE = 2 V

VOL = 0.6 V

-60

-20

100

TA – TEMPERATURE – °C

-40

II = 10-15 mA

II = 5.0 mA

HCPL2602 Datasheet(PDF) 9 Page - Agilent(Hewlett-Packard)

HCPL2602 Datasheet(HTML) 9 Page - Agilent(Hewlett-Packard)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Datasheet Descarga

Enlace URL