HD74ALVC2G125_15 datasheet(3/15 Pages) RENESAS

3 / 15 page

Rev.2.00, Dec.18.2003, page 1 of 12

HD74ALVC2G125

Dual Bus Buffer with 3-state Output

REJ03D0171–0200Z

(Previous ADE-205-621A (Z))

Rev.2.00

Dec.18.2003

Description

The HD74ALVC2G125 has dual bus buffer with 3-state output in an 8 pin package. Output is disabled

when the associated output enable (

OE) input is high. To ensure the high impedance state during power up

or power down,

OE should be connected to V

CC through a pull-up resistor; the minimum value of the

resistor is determined by the current sinking capability of the driver. Low voltage and high-speed operation

is suitable for the battery powered products (e.g., notebook computers), and the low power consumption

extends the battery life.

Features

• The basic gate function is lined up as Renesas uni logic series.

• Supplied on emboss taping for high-speed automatic mounting.

• Supply voltage range : 1.2 to 3.6 V

Operating temperature range:

−40 to +85°C

• All inputs V

IH (Max.) = 3.6 V (@VCC = 0 V to 3.6 V)

All outputs VO (Max.) = 3.6 V (@VCC = 0 V)

• Output current

±2 mA (@V

CC = 1.2 V)

±4 mA (@V

CC = 1.4 V to 1.6 V)

±6 mA (@V

CC = 1.65 V to 1.95 V)

±18 mA (@V

CC = 2.3 V to 2.7 V)

±24 mA (@V

CC = 3.0 V to 3.6 V)

• Ordering Information

Part Name

Package Type

Package Code

Package

Abbreviation

Taping Abbreviation

(Quantity)

HD74ALVC2G125USE

SSOP-8 pin

TTP-8DBV

E (3,000 pcs/reel)

HD74ALVC2G125 Datasheet(PDF) 3 Page - Renesas Technology Corp

HD74ALVC2G125 Datasheet(HTML) 3 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Datasheet Descarga

Enlace URL