Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

LC450029PKB Datasheet(PDF) 12 Page - ON Semiconductor

No. de pieza LC450029PKB
Descripción Electrónicos  Duty General-Purpose LCD Display Driver
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  ONSEMI [ON Semiconductor]
Página de inicio  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

LC450029PKB Datasheet(HTML) 12 Page - ON Semiconductor

Back Button LC450029PKB Datasheet HTML 8Page - ON Semiconductor LC450029PKB Datasheet HTML 9Page - ON Semiconductor LC450029PKB Datasheet HTML 10Page - ON Semiconductor LC450029PKB Datasheet HTML 11Page - ON Semiconductor LC450029PKB Datasheet HTML 12Page - ON Semiconductor LC450029PKB Datasheet HTML 13Page - ON Semiconductor LC450029PKB Datasheet HTML 14Page - ON Semiconductor LC450029PKB Datasheet HTML 15Page - ON Semiconductor LC450029PKB Datasheet HTML 16Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 25 page
background image
LC450029PKB
No.A1916-12/25
Control Data Functions
(1) EXF … Ratio of dividing frequency in external clock operating mode setting control data
This control data sets the ratio of dividing frequency of the external clock which input into the OSCI pad, when the
external clock operating mode (OC=“1”) is set. However, this data is effective only when external clock operating
mode (OC= “1”) is set. The frame frequency is adjustable by setting EXF, FC0 to FC2 and OC.
EXF
Ratio of dividing frequency in external clock operating mode
0
fCK / 8
1
fCK
(2) DT …1/4-duty drive or 1/3-duty drive switching control data
This control data bit selects either 1/4-duty drive or 1/3-duty drive.
DT
Drive scheme
S51 pad’s state
0
1/4-duty drive
Low (VSS) level output
1
1/3-duty drive
S51 (segment output)
(3) DN …The number of the maximum display segments setting control data
This control data bit sets the number of the maximum display segments.
The number of the maximum display segments
Pad’s state
DN
1/4 duty
1/3 duty
S52
S53
0
Up to 200 segments
Up to 153 segments
“L” (VSS)
“L” (VSS)
1
Up to 208 segments
Up to 159 segments
S52 (segment output)
S53 (segment output)
(Note) S53 pad outputs VSS level in external clock operating mode.
(4) FC0 to FC2 …Common/segment output waveform frame frequency control data
These control data bits set the frame frequency of the common and segment output waveforms. The frame frequency
is adjustable by setting EXF, FC0 to FC2 and OC.
Control data
Frame frequency fo[Hz]
FC0
FC1
FC2
Internal oscillator operating mode
(The control data OC=“0”,
fosc=300[kHz]typ)
External clock operating mode
(The control data
OC=“1”, EXF=“0”)
Case is fCK=300[kHz].
External clock operating mode
(The control data
OC=“1”, EXF=“1”)
Case is fCK=38[kHz].
0
0
0
fosc/6144 =48.8[Hz]typ
fCK/6144 =48.8[Hz]
fCK/768 =49.5[Hz]
0
0
1
fosc/4608 =65.1[Hz]typ
fCK/4608 =65.1[Hz]
fCK/576 =66.0[Hz]
0
1
0
fosc/3072 =97.7[Hz]typ
fCK/3072 =97.7[Hz]
fCK/384 =99.0[Hz]
0
1
1
fosc/2304 =130.2[Hz]typ
fCK/2304 =130.2[Hz]
fCK/288 =131.9[Hz]
1
0
0
fosc/1536 =195.3[Hz]typ
fCK/1536 =195.3[Hz]
fCK/192 =197.9[Hz]
1
0
1
fosc/1152 =260.4[Hz]typ
fCK/1152 =260.4[Hz]
fCK/144 =263.9[Hz]
1
1
0
fosc/768 =390.6[Hz]typ
fCK/768 =390.6[Hz]
fCK/96 =395.8[Hz]
1
1
1
fosc/3072 =97.7[Hz]typ
fCK/3072 =97.7[Hz]
fCK/384 =99.0[Hz]
(5) OC …Internal oscillator operating mode/external clock operating mode switching control data
This control data bit selects either the internal oscillator operating mode or external clock operating mode.
OC
Fundamental clock operating mode
S53 pad’s state
0
Internal oscillator operating mode
S53 (segment output)
1
External clock operating mode
Low (VSS) level output
(6) SC … Segment on/off (off waveform output) control data
This control data bit controls the on/off (off waveform output) state of all the segments.
SC
Display state
0
On
1
Off of all the segments (off waveform output)
(7) BU … Normal mode/power-saving mode control data
This control data bit selects either normal mode or power-saving mode.
BU
Mode
0
Normal mode
1
Power-saving mode
All of the common and segment output pads output the VSS level.
In this mode, the internal oscillator circuit stops oscillation if the IC is in the internal oscillator operating mode
(OC=0), and the IC stops receiving external clock signals if the IC is in the external clock operating mode (OC=1).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com