Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

54F379DM Datasheet(PDF) 2 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
No. de pieza 54F379DM
Descripción Electrónicos  Quad Parallel Register with Enable
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  NSC [National Semiconductor (TI)]
Página de inicio  http://www.national.com
Logo NSC - National Semiconductor (TI)

54F379DM Datasheet(HTML) 2 Page - National Semiconductor (TI)

  54F379DM Datasheet HTML 1Page - National Semiconductor (TI) 54F379DM Datasheet HTML 2Page - National Semiconductor (TI) 54F379DM Datasheet HTML 3Page - National Semiconductor (TI) 54F379DM Datasheet HTML 4Page - National Semiconductor (TI) 54F379DM Datasheet HTML 5Page - National Semiconductor (TI) 54F379DM Datasheet HTML 6Page - National Semiconductor (TI) 54F379DM Datasheet HTML 7Page - National Semiconductor (TI) 54F379DM Datasheet HTML 8Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 2 / 8 page
background image
Unit LoadingFan Out
54F74F
Pin Names
Description
UL
Input IIH IIL
HIGHLOW Output IOH IOL
E
Enable Input (Active LOW)
1010
20 mA b06 mA
D0–D3
Data Inputs
1010
20 mA b06 mA
CP
Clock Pulse Input (Active Rising Edge)
1010
20 mA b06 mA
Q0–Q3
Flip-Flop Outputs
50333
b
1 mA20 mA
Q0–Q3
Complement Outputs
50333
b
1 mA20 mA
Functional Description
The ’F379 consists of four edge-triggered D-Type flip-flops
with individual D inputs and Q and Q outputs The Clock
(CP) and Enable (E) inputs are common to all flip-flops
When the E is input HIGH the register will retain the present
data independent of the CP input The Dn and E inputs can
change when the clock is in either state provided that the
recommended setup and hold times are observed
Truth Table
Inputs
Outputs
E
CP
Dn
Qn
Qn
H
L
XNC
NC
L
L
HH
L
L
L
LL
H
H e HIGH Voltage Level
L e LOW Voltage Level
X e Immaterial
L e LOW-to-HIGH Transition
NC e No Change
Logic Diagram
TLF9527 – 4
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays
2



Html Pages

1 2 3 4 5 6 7 8


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com