| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
AD6635BB/PCB Datasheet(PDF) 9 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD6635BB/PCB Datasheet(HTML) 9 Page - Analog Devices |
|
9 / 60 page ![]() REV. 0 AD6635 –9– GENERAL TIMING CHARACTERISTICS1, 2 Test AD6635BB Parameter (Conditions) Temp Level Min Typ Max Unit INPUT CHARACTERISTICS tSPA PxACK to ØPCLKn Setup Time 1.0 ns tHPA PxACK to ØPCLKn Hold Time 1.0 ns LINK PORT TIMING REQUIREMENTS SWITCHING CHARACTERISTICS 3 tRDLCLK ≠PCLKn to ≠LxCLKOUT Delay Full IV 2.5 ns tFDLCLK ØPCLKn to ØLxCLKOUT Delay Full IV 0 ns tRLCLKDAT ≠LxCLKOUT to Lx[7:0] Delay Full IV 0 2.9 ns tFLCLKDAT ØLxCLKOUT to Lx[7:0] Delay Full IV 0 2.2 ns NOTES 1All Timing Specifications valid over VDD range of 2.25 V to 2.75 V, and VDDIO range of 3.0 V to 3.6 V. 2C LOAD = 40 pF on all outputs unless otherwise specified. 3The timing parameters for Px[15:0], PxREQ, PxACK, LxCLKOUT, and Lx[7:0] apply for output ports A, B, C, and D. (x stands for A, B, C, or D.) Specifications subject to change without notice. |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |