MT9072AB datasheet(2/275 Pages) ZARLINK

2 / 275 page

MT9072

Data Sheet

Zarlink Semiconductor Inc.

MT9072 Detailed Feature Summary

Standards Compliance and Support

Access and Control

• A 16-bit parallel Motorola or Intel non-multiplexed microprocessor interface is used to access the control and

status registers

Backplane Interfaces

• 2.048 Mbit/s or 8.192 Mbit/s ST-BUS

• 2.048 Mbit/s GCI bus

• IMA (Inverse Mux for ATM) mode, 1.544 Mbit/s (T1) or 2.048 Mbit/s (E1) serial bus with asynchronous

transmit and receive timing for Inverse MUX for ATM applications.

• CSTo/CSTi pins can be used to access the receive/transmit signaling data

• RxDL pin can be used to access the entire B8ZS/HDB3 decoded receive stream including framing bits

• TxDL pin can be used to transmit data on the FDL (T1) or the Sa bits (E1)

T1/J1 Mode

E1 Mode

ANSI:

T1.102, T1.231

T1.403, T1.408

AT&T:

TR 62411, PUB43801

Telcordia:

GR-303-CORE

ITU-T:

G.802

TTC:

JT-G703, JT-G704

JT-G706

ETSI:

TBR4, TBR13

ETS 300 233, ETS 300 347 (V5.2)

ITU-T:

G.703, G.704, G.706, G.711, G.732

G.775, G.796, G.823, I.431

G.965 (V5.2)

T1/J1 Mode

E1 Mode

•

PCM24 channels 1-24 are mapped to ST-BUS

channels 0-23 respectively

•

PCM30 timeslots 0-31 are mapped to ST-BUS

channels 0-31 respectively

•

The framing-bit is mapped to ST-BUS channel

MT9072AB Datasheet(PDF) 2 Page - Zarlink Semiconductor Inc

MT9072AB Datasheet(HTML) 2 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL