DDP3310B datasheet(21/60 Pages) MICRONAS

21 / 60 page

ADVANCE INFORMATION

DDP 3310B

Micronas

3. Serial Interface

3.1. I2C-Bus Interface

Communication between the DDP 3310B and the

external

controller

done

via

I2C-bus.

The

DDP 3310B has an I2C-bus slave interface and uses

I2C clock synchronization to slow down the interface if

required.

Basically, there are two classes of registers in the

DDP 3310B:

1. The first class are directly addressable I2C registers.

They are embedded in the hardware. These regis-

ters are 8 or 16 bit wide.

2. The second class are “XDFP-REGISTERS”, which

are used by the “XDFP” on-chip controller. These

registers are all 16 bit wide and read- and writable.

Communication with these registers requires I2C

packets with a 16-bit XDFP-register address and

16-bit data.

Communication with both classes of registers (I2C and

XDFP-REGISTERS) are performed via I2C; but the for-

mat of the I2C telegram depends on which type of reg-

ister is being accessed.

The I2C-bus chip address of the DDP 3310B is given

below:

3.2. I2C Control and Status Registers

The I2C-bus interface uses one level of subaddress.

First, the bus address selects the IC, then a subad-

dress selects one of the internal registers. They have

8- or 16-bit data size; 16-bit registers are accessed by

reading/writing two 8-bit data words.

– Writing is done by sending the device address first

followed by the subaddress byte and one or two

data bytes.

– For reading, the read address has to be transmitted

first by sending the device write address, followed

by the subaddress, a second start condition with the

device read address, and reading one or two bytes

of data.

Fig. 3–2 shows I2C protocol for read and write opera-

tions; the read operation requires an extra start condi-

tion and repetition of the chip address with read com-

mand set. Table 3–2 gives definitions of the I2C control

and status registers.

Fig. 3–1: I2C-Bus protocol (MSB first, data must be stable while clock is High)

Fig. 3–2: I2C-Bus protocol

R/W

100

0101

1/0

SDA

SCL

I2C-Bus Start Condition

I2C-Bus Stop Condition

Nak

Ack

1000 101 W Ack

Sub-Addr.

Ack S

1000 101

Ack

High-Byte Data

Low-Byte Data

1- or 2-Byte Data

1000 101 W Ack Sub-Addr. Ack

Ack

Write to I2C Control Register :

Read from I2C Control Register :

Start Condition

Stop Condition

Ack

Nak

1 (Read Bit)

0 (Write Bit)

0 (Acknowledge Bit from DDP 3310B=gray

1 (Not Acknowledge Bit from controller=hatched

or controller=hatched)

indicating an error state from DDP 3310B=gray)

DDP3310B Datasheet(PDF) 21 Page - Micronas

DDP3310B Datasheet(HTML) 21 Page - Micronas

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Descarga

Enlace URL