| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
AT9919 Datasheet(PDF) 9 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
AT9919 Datasheet(HTML) 9 Page - Microchip Technology |
|
9 / 16 page ![]() 2016 Microchip Technology Inc. DS20005595A-page 9 AT9919 3.11 PCB Layout Guidelines Careful PCB layout is critical to achieving low switching losses and stable operation. Use a multilayer board whenever possible for better noise immunity. Minimize ground noise by connecting high-current ground returns, the input bypass capacitor ground lead and the output filter ground lead to a single point (star ground configuration). The fast di/dt loop is composed of the input capacitor CIN, the freewheeling diode and the MOSFET. To minimize noise interaction, this loop area should be as small as possible. Place RSENSE as close as possible to the input filter and VIN. For better noise immunity, a Kelvin connection is strongly recommended between CS and RSENSE. Connect the exposed tab of the IC to a large area ground plane for improved power dissipation. |
|
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |