PC87309VLJ datasheet(113/192 Pages) NSC

113 / 192 page

Enhanced Serial Port with IR -UART2 (Logical Device 2)

113

www.national.com

TABLE 5-7. Word Length Select Encoding

Bits 2 - Number of Stop Bits (STB)

This bit specifies the number of stop bits transmitted

with each serial character.

0: One stop bit is generated. (Default)

1: If the data length is set to 5-bits via bits 1,0

(WLS1,0), 1.5 stop bits are generated. For 6, 7 or 8

bit word lengths, two stop bits are transmitted. The

receiver checks for one stop bit only, regardless of

the number of stop bits selected.

Bit 3 - Parity Enable (PEN)

This bit enable the parity bit See Table 5-8 on page 113.

The parity enable bit is used to produce an even or odd

number of 1s when the data bits and parity bit are

summed, as an error detection device.

0: No parity bit is used. (Default)

1: A parity bit is generated by the transmitter and

checked by the receiver.

Bit 4 - Even Parity Select (EPS)

When Parity is enabled (PEN is 1), this bit, together with

bit 5 (STKP), controls the parity bit as shown in Table

5-8.

0: If parity is enabled, an odd number of logic 1s are

transmitted or checked in the data word bits and

parity bit. (Default)

1: If parity is enabled, an even number of logic 1s are

transmitted or checked.

Bit 5 - Stick Parity (STKP)

When Parity is enabled (PEN is 1), this bit, together with

bit 4 (EPS), controls the parity bit as show in Table 5-8.

TABLE 5-8. Bit Settings for Parity Control

Bit 6 - Set Break (SBRK)

This bit enables or disables a break. During the break,

the transmitter can be used as a character timer to ac-

curately establish the break duration.

This bit acts only on the transmitter front-end and has no

effect on the rest of the transmitter logic.

When set to 1 the following occurs:

— If a UART mode is selected, the SOUT pin is forced

to a logic 0 state.

— If SIR mode is selected, pulses are issued continu-

ously on the IRTX pin.

— If Sharp-IR mode is selected and internal modula-

tion is enabled, pulses are issued continuously on

the IRTX pin.

— If Sharp-IR mode is selected and internal modula-

tion is disabled, the IRTX pin is forced to a logic 1

state.

To avoid transmission of erroneous characters as a re-

sult of the break, use the following procedure to set

SBRK:

1. Wait for the transmitter to be empty. (TXEMP = 1).

2. Set SBRK to 1.

3. Wait for the transmitter to be empty, and clear SBRK

when normal transmission must be restored.

Bit 7 - Bank Select Enable (BKSE)

0: This register functions as the Link Control Register

(LCR).

1: This register functions as the Bank Select Register

(BSR).

5.11.6

Bank Selection Register (BSR)

The Bank Selection Register (BSR) selects which register

bank is to be accessed next.

About accessing this register see the description of bit 7 of

the LCR Register.

Bits 6-0 - Bank Selection

When bit 7 is set to 1, bits 6-0 of BSR select the bank,

as shown in Table 5-9.

Bit 7 - Bank Selection Enable (BKSE)

0: Bank 0 is selected.

1: Bits 6-0 specify the selected bank.

WLS1

WLS0

Character Length

5 (Default)

PEN

EPS

STKP

Selected Parity Bit

None

Odd

110

Even

Logic 1

Logic 0

76543210

Reset

Required

Bank Selection

All Banks,

Offset 03h

Bank Selection

BKSE-Bank Selection Enable

PC87309VLJ Datasheet(PDF) 113 Page - National Semiconductor (TI)

PC87309VLJ Datasheet(HTML) 113 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL