STGAP1S datasheet(12/67 Pages) STMICROELECTRONICS

No. de pieza	STGAP1S

Descripción Electrónicos	gapDRIVE™: galvanically isolated single gate driver

PDF	67 Pages

Scroll/Zoom	100%

Fabricante Electrónico	STMICROELECTRONICS [STMicroelectronics]

Página de inicio	http://www.st.com

Logo

12 / 67 page

Electrical data

STGAP1S

12/67

DocID027190 Rev 3

3.2

Thermal data

3.3

Recommended operating conditions

Table 3. Thermal data

Symbol

Parameter

Value

Unit

Rth(JA) Thermal resistance junction to ambient(1)

°C/W

1. The STGAP1S mounted on the EVALSTGAP1S rev 2.0 board (two-layer FR4 PCB).

Table 4. Recommended operating conditions

Symbol

Parameter

Test

condition

Min.

Max.

Unit

Positive supply voltage

(VH vs. GNDISO)

4.50(1)

14, 23

Negative supply voltage

(VL vs. GNDISO)

GNDISO - 10

GNDISO(2)

VHL

Differential supply voltage

(VH vs. VL)

VDD

Integrated 3.3 V voltage regulator

input voltage vs. GND

4.50

5.50

VREG

Internal logic supply voltage vs. GND

(3)

33.60

VLOGIC

2, 3, 4, 5,

8, 9, 11

Logic pins voltage vs. GND

(VDD, 5)min

ASC

ASC pin voltage

GNDISO

(VH, 15)min

VDESATth

Desaturation protection threshold

DESAT

enabled

VH - 1.50

fSW

Maximum switching frequency(4)

1MHz

1. When UVLO is enabled this value is VHon,max.

2. When UVLO is enabled this value is VLon,min.

3. When VDD is connected to the VREG pin (refer to Section 6 on page 22).

4. Actual limit depends on power dissipation constraints.

STGAP1S Datasheet(PDF) 12 Page - STMicroelectronics

STGAP1S Datasheet(HTML) 12 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Descarga

Enlace URL