Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

AM79C875KC Datasheet(PDF) 12 Page - Advanced Micro Devices

No. de pieza AM79C875KC
Descripción Electrónicos  NetPHY??4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AMD [Advanced Micro Devices]
Página de inicio  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C875KC Datasheet(HTML) 12 Page - Advanced Micro Devices

Back Button AM79C875KC Datasheet HTML 8Page - Advanced Micro Devices AM79C875KC Datasheet HTML 9Page - Advanced Micro Devices AM79C875KC Datasheet HTML 10Page - Advanced Micro Devices AM79C875KC Datasheet HTML 11Page - Advanced Micro Devices AM79C875KC Datasheet HTML 12Page - Advanced Micro Devices AM79C875KC Datasheet HTML 13Page - Advanced Micro Devices AM79C875KC Datasheet HTML 14Page - Advanced Micro Devices AM79C875KC Datasheet HTML 15Page - Advanced Micro Devices AM79C875KC Datasheet HTML 16Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 48 page
background image
12
Am79C875
10BASE-T operation. When ANEGA is high,
FORCE100 has no effect on operation.
LEDDPX[3]/SCRAM_EN
Port [3] Duplex LED
Input/Output, Pull-Up
LED low indicates full-duplex and high indicates half-
duplex.
SCRAM_EN. Scrambler Enable. Pulled low at reset
will bypass the scrambler. Default is scrambler
enabled. This signal should have a 1k–4.7K
Ω pull-up
resistor.
LEDACT_LINK[3]/ANEGA
Port [3] Transmit/Receive Activity LED
Input/Output, Pull-Up
LED is low for approximately 30 ms each time there is
activity. LINK is an active low signal.
ANEGA: Auto-Negotiation Ability. Asserted high
means Auto-Negotiation enable while low means man-
ual selection through DPLX, FORCE100. This pin also
is reflected as ANEGA bit, MII Status Register 1, bit 3.
LEDSPD[3]/BURN_IN
Port [3] Speed LED
Input/Output, Pull-Up
LED is low when operating in 100BASE-X modes and
high when operating in 10BASE-T modes.
BURN_IN: Burn-In mode. Burn-in mode for reliability
assurance control. This signal should have a 1k–4.7K
pull-up resistor.
Bias
IBREF
Reference Bias Resistor
Analog
To be tied to an external 10-K
Ω (1%) resistor which
should be connected to the analog ground at the
other end.
Power and Ground
OVDD
Power
Digital
These pins are the digital +3.3 V power supply for I/O.
OGND
Ground
Digital
These pins are the digital ground for I/O.
CVDD
Power
Digital
These pins are the digital +3.3 V power supply for the
Core logic.
CGND
Ground
Digital
These pins are the digital ground for Core logic.
AVDD
Power
Analog
These pins are the +3.3V power supply for analog
circuit.
AGND
Ground
Analog
These pins are the ground for analog circuit.
GAVDD
Power
Analog
These pins are the +3.3 V power supply for common
analog circuits.
GAGND
Ground
Analog
This pin is the ground for common analog circuits.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com