AD6676EBZ datasheet(7/90 Pages) AD

7 / 90 page

Data Sheet

AD6676

Rev. D | Page 7 of 90

DIGITAL HIGH SPEED SERDES SPECIFICATIONS

VDD1 = VDDL = VDDC = VDDQ = 1.1 V, VDDD = VDDHSI = 1.1 V, VDD2 = 2.5 V, VDDIO = 1.8 V, unless otherwise noted.

Table 2.

Parameter

Symbol

Temp.

Min

Typ

Max

Unit

HIGH SPEED SERIAL INPUT/OUTPUT

Line Rate

1.6668

5.333

Gbps

Dual Lane Data Output Period or Unit Interval

Full

1/(20 × fDATA_IQ)1

sec

Single Lane Data Output Period or Unit Interval

Full

1/(40 × fDATA_IQ)1

sec

Data Output Duty Cycle

25°C

Data Valid Time

25°C

0.78

PLL Lock Time

25°C

μs

Wake-Up Time (Standby)

25°C

μs

Wake-Up Time (Power-Down)

25°C

2.5

Pipeline Delay (Latency)

Full

32.3

1/fDATA_IQ1

Deterministic Jitter

25°C

Random Jitter at 5.333 Gbps

25°C

0.7

ps rms

Output Rise/Fall Time

25°C

SYNCINB± Falling Edge to First K.28 Characters

25°C

Multiframes

CGS Phase K.28 Characters Duration

25°C

Multiframes

DIGITAL OUTPUTS (SERDOUT0±, SERDOUT1±)

Logic Compliance

Full

CML

Differential Output Voltage

VOD

Full

360

750

mV p-p

Output Offset Voltage, ANSI Mode

VOS

Full

0.75

VDDHSI/2

1.05

Differential Termination Impedance

25°C

100

SYSREF INPUT (SYSREF±)

Logic Compliance

LVDS/PECL

Differential Input Voltage

Full

0.6

1.2

1.8

V p-p

Differential Input Impedance2

25°C

35/2

kΩ||pF

Input Common-Mode Voltage

0.8

0.85

2.0

SYNCIN INPUT (SYNCINB+, SYNCINB−)

Logic Compliance3

CMOS/LVDS

CMOS Input Voltage High

VIH

0.65 × VDDIO

CMOS Input Voltage Low

VIL

0.35 × VDDIO

LVDS Differential Input Voltage

Full

0.6

1.2

1.8

V p-p

LVDS Differential Input Impedance

25°C

100||1

Ω||pF

LVDS Input Common-Mode Voltage

0.8

0.85

2.0

LVDS Input Common-Mode Impedance

25°C

1||1

kΩ||pF

SYSREF (SYSREF±) TIMING REQUIREMENTS4

Clock Synthesizer Disabled

Setup Time

tSU_SR

25°C

0.16

Hold Time

tH_SR

25°C

0.84

Clock Synthesizer Enabled

Setup Time

tSU_SR

25°C

0.5

Hold Time

tH_SR

25°C

0.5

1 FDATA_IQ corresponds to the complex output data rate (that is, FADC/DEC_FACTOR). Latency specification also includes ADC and digital filters delays. See Table 15

2 The SYSREF± input requires an external differential resistor for proper termination.

3 Set via Register 0x1E7, Bit 2, with CMOS being the default setting.

4 SYSREF± setup and hold times are defined with respect to the rising SYSREF± edge and rising clock edge. Positive setup time leads the clock edge. Positive hold time

also lags the clock rising edge. Note that the hold time takes into consideration that the internal clock signal used to sample SYSREF operates at FADC/2; thus, SYSREF±

must remain high for at least two FADC clock cycles.

AD6676EBZ Datasheet(PDF) 7 Page - Analog Devices

AD6676EBZ Datasheet(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Datasheet Descarga

Enlace URL