 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
AM652X Datasheet(PDF) 201 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM652X Datasheet(HTML) 201 Page - Texas Instruments |
|
|
201 / 299 page  MMC0_CLK MMC0_CMD MMC0_DAT[7:0] SSDR2L SSDR2H SSDR1 SSDR6 SSDR5 SSDR8 SSDR7 SPRSP08_MMC0_01 201 AM6548, AM6528, AM6546 AM6526, AM6527 www.ti.com SPRSP08E – NOVEMBER 2017 – REVISED OCTOBER 2018 Submit Documentation Feedback Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527 Specifications Copyright © 2017–2018, Texas Instruments Incorporated NOTE For more information, see the Multimedia Card/Secure Digital (MMC/SD) Interface chapter of the Device TRM. Table 5-64 and Table 5-65 present Timing requirements and Switching characteristics for MMC0 - JC64 Standard SDR in Receiver and Transmitter mode (see Figure 5-69 and Figure 5-70). Table 5-64. Timing Requirements for MMC0 - JC64 Standard SDR Mode NO. PARAMETER DESCRIPTION MODE MIN MAX UNIT SSDR5 tsu(cmdV-clkH) Setup time, MMC0_CMD valid before MMC0_CLK rising clock edge Positive-edge Reference Clock 9.96 ns SSDR6 th(clkH-cmdV) Hold time, MMC0_CMD valid after MMC0_CLK rising clock edge Positive-edge Reference Clock 8.47 ns SSDR7 tsu(dV-clkH) Setup time, MMC0_DAT[7:0] valid before MMC0_CLK rising clock edge Positive-edge Reference Clock 9.96 ns SSDR8 th(clkH-dV) Hold time, MMC0_DAT[7:0] valid after MMC0_CLK rising clock edge Positive-edge Reference Clock 8.47 ns Figure 5-69. MMC0 SD Card Interface - JC64 Standard SDR Receiver Mode Table 5-65. Switching Characteristics for MMC0 - JC64 Standard SDR Mode (1) NO. PARAMETER DESCRIPTION MODE MIN MAX UNIT SSDR1 fop(clk) Operating frequency, MMC0_CLK Positive-edge Reference Clock 24 MHz SSDR2H tw(clkH) Pulse duration, MMC0_CLK high Positive-edge Reference Clock 0.5*P - 1.043 (1) ns SSDR2L tw(clkL) Pulse duration, MMC0_CLK low Negative-edge Reference Clock 0.5*P - 1.043 (1) ns SSDR3 td(clkL-cmdV) Delay time, MMC0_CLK falling clock edge to MMC0_CMD transition Negative-edge Reference Clock -16.39 16.39 ns SSDR4 td(clkL-dV) Delay time, MMC0_CLK falling clock edge to MMC0_DAT[7:0] transition Negative-edge Reference Clock -16.39 16.39 ns |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Mexican ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
