| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
AM652X Datasheet(PDF) 216 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM652X Datasheet(HTML) 216 Page - Texas Instruments |
|
216 / 299 page ![]() OSPI_DQS OSPI_D[i:0] O16 O15 OSPI_TIMING_04 OSPI_CLK OSPI_D[i:0] O14 O13 OSPI_TIMING_03 216 AM6548, AM6528, AM6546 AM6526, AM6527 SPRSP08E – NOVEMBER 2017 – REVISED OCTOBER 2018 www.ti.com Submit Documentation Feedback Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527 Specifications Copyright © 2017–2018, Texas Instruments Incorporated Table 5-89. OSPI Timing Requirements - DDR Mode (1) (continued) NO. PARAMETE R DESCRIPTION MODE MIN MAX UNIT O17 tsu(D-DQS) Setup time, DQS edge to D[i:0] transition 1.8V, OSPI0 DQS; 1.8V, OSPI1 DQS -0.46 ns 3.3V, OSPI0 DQS; 3.3V, OSPI1 DQS -0.66 ns O18 th(DQS-D) Hold time, DQS edge to D[i:0] transition 1.8V, OSPI0 DQS; 1.8V, OSPI1 DQS 3.59 ns 3.3V, OSPI0 DQS; 3.3V, OSPI1 DQS 7.92 ns (1) i in [i:0] = 7 for OSPI0, i in [i:0] = 3 for OSPI1 (2) This Hold time requirement is larger than the Hold time provided by a typical flash device. Therefore, the trace length between the SoC and flash device must be sufficiently long enough to ensure that the Hold time is met at the SoC. The length of the SoC's external loopback clock (OSPI_LBCLKO to OSPI_DQS) may need to be shortened to compensate. Figure 5-94. OSPI Timing Requirements - DDR, No Loopback Clock and Internal Pad Loopback Clock Figure 5-95. OSPI Timing Requirements - DDR, External Loopback Clock and DQS Table 5-90. OSPI Timing Requirements - SDR Mode (1) NO. PARAMET ER DESCRIPTION MODE MIN MAX UNIT O19 tsu(D-CLK) Setup time, D[i:0] valid before active CLK edge 1.8V, No Loopback Clock -2.18 ns 3.3V, No Loopback Clock -1.7 ns O20 th(CLK-D) Hold time, D[i:0] valid after active CLK edge 1.8V, No Loopback Clock 7.62 ns 3.3V, No Loopback Clock 8.1 ns O21 tsu(D-LBCLK) Setup time, D[i:0] valid before active LBCLK input (DQS) edge 1.8V, External Board Loopback Clock -3.24 ns 3.3V, External Board Loopback Clock -2.72 ns O22 th(LBCLK-D) Hold time, D[i:0] valid after active LBCLK input (DQS) edge 1.8V, External Board Loopback Clock 3.81 ns 3.3V, External Board Loopback Clock 4.33 ns |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |