Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

Preview PDF HTML

AD5544BCPZ-R2 Datasheet(PDF) 17 Page - Analog Devices

No. de pieza AD5544BCPZ-R2
Descripción Electrónicos  Quad, Current-Output, Serial-Input 16-/14-Bit DACs
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD5544BCPZ-R2 Datasheet(HTML) 17 Page - Analog Devices

Back Button AD5544BCPZ-R2 Datasheet HTML 13Page - Analog Devices AD5544BCPZ-R2 Datasheet HTML 14Page - Analog Devices AD5544BCPZ-R2 Datasheet HTML 15Page - Analog Devices AD5544BCPZ-R2 Datasheet HTML 16Page - Analog Devices AD5544BCPZ-R2 Datasheet HTML 17Page - Analog Devices AD5544BCPZ-R2 Datasheet HTML 18Page - Analog Devices AD5544BCPZ-R2 Datasheet HTML 19Page - Analog Devices AD5544BCPZ-R2 Datasheet HTML 20Page - Analog Devices AD5544BCPZ-R2 Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 24 page
background image
Data Sheet
AD5544/AD5554
Rev. H | Page 17 of 24
TRUTH TABLES
Table 8. AD55441 Control Logic Truth Table
CS
CLK
LDAC
RS
MSB2
Serial Shift Register Function3
Input Register Function
DAC Register
High
X
High
High
X
No effect
Latched
Latched
Low
Low
High
High
X
No effect
Latched
Latched
Low
￪
+3
High
High
X
Shift register data advanced one bit
Latched
Latched
Low
High
High
High
X
No effect
Latched
Latched
￪
+3
Low
High
High
X
No effect
Selected DAC updated with
current shift register contents4
Latched
High
X
Low
High
X
No effect
Latched
Transparent
High
X
High
High
X
No effect
Latched
Latched
High
X
￪
+3
High
X
No effect
Latched
Latched
High
X
High
Low
0
No effect
Latched data = 0x0000
Latched data = 0x0000
High
X
High
Low
High
No effect
Latched data = 0x8000
Latched data = 0x8000
1 For the AD5544, data appears at the SDO pin 19 clock pulses after input at the SDI pin.
2 X means don’t care.
3
￪ +is a positive logic transition.
4 At power-on, both the input register and the DAC register are loaded with all 0s.
Table 9. AD55541 Control Logic Truth Table
CS
CLK
LDAC
RS
MSB2
Serial Shift Register Function3
Input Register Function3
DAC Register
High
X
High
High
X
No effect
Latched
Latched
Low
L
High
High
X
No effect
Latched
Latched
Low
￪
+3
High
High
X
Shift register data advanced one bit
Latched
Latched
Low
High
High
High
X
No effect
Latched
Latched
￪
+3
Low
High
High
X
No effect
Selected DAC updated with current
shift register contents4
Latched
High
X
Low
High
X
No effect
Latched
Transparent
High
X
High
High
X
No effect
Latched
Latched
High
X
￪
+3
High
X
No effect
Latched
Latched
High
X
High
Low
0
No effect
Latched data = 0x0000
Latched data = 0x0000
High
X
High
Low
High
No effect
Latched data = 0x2000
Latched data = 0x2000
1 For the AD5554, data appears at the SDO pin 17 clock pulses after input at the SDI pin.
2 X means don’t care.
3
￪ +is a positive logic transition.
4 At power-on, both the input register and the DAC register are loaded with all 0s.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com