Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

STR720 Datasheet(PDF) 396 Page - STMicroelectronics

No. de pieza STR720
Descripción Electrónicos  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR720 Datasheet(HTML) 396 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 392Page - STMicroelectronics STR720 Datasheet HTML 393Page - STMicroelectronics STR720 Datasheet HTML 394Page - STMicroelectronics STR720 Datasheet HTML 395Page - STMicroelectronics STR720 Datasheet HTML 396Page - STMicroelectronics STR720 Datasheet HTML 397Page - STMicroelectronics STR720 Datasheet HTML 398Page - STMicroelectronics STR720 Datasheet HTML 399Page - STMicroelectronics STR720 Datasheet HTML 400Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 396 / 401 page
background image
STR720 - ELECTRICAL CHARACTERISTICS
396/401
28.13 SDRAM Interface Timing
The signals composing SDRAM interface are collected on Port 6 and as such all their DC
electrical characteristics are reported in Table 99. The following tables and figures report the
timing characteristics of read and write cycles, both as single and burst accesses.
Figure 84. EMI Write cycle timing (32-bit word)
Table 110. SDRAM Read cycle timing characteristics
Symbol
Parameter(1)
Test Conditions(2)
Value(4)
Unit
Min
Typ
Max
tSCH
SDRAM clock high pulse time
-
0.5TC
-ns
tSCL
SDRAM clock low pulse time
-
0.5TC
-ns
tSCAD
SDRAM clock high to address
valid
--
-
ns
tSCCS
SDRAM clock high to chip select
-
-
-
ns
tSCRA
SDRAM clock high to RAS
--
-
ns
tSCCA
SDRAM clock high to CAS
--
-
ns
tSCWE
SDRAM clock high to WE
--
-
ns
tSDS
SDRAM Data read setup(3)
--
-
ns
tSDH
SDRAM Data read hold(3)
--
-
ns
tSCDA
SDRAM clock high to data valid
-
-
-
ns
tSCBL
SDRAM clock high to BLS
--
-
ns
tSCCKE
SDRAM clock high to CKEN
-
-
-
ns
tSRACA
SDRAM RAS to CAS delay(3)
Depends on SDRAM config-
uration.(5)
TC
-8TC
ns
wait cycle
ECSx
ERD
EADD[21:1]
Address
wait cycle
tWASC
tWAH
Note: this diagram shows the timing of 1 wait-state cycle write access.
tWPW1
EWEx
EDATA[15:0]
(Output)
Data Output
tWDH
tWASW
tWASD
tWPC2
EADD[0]
Data Output
tWPW1
tWDH
tWWT
tWPC1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com