Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

STR720 Datasheet(PDF) 397 Page - STMicroelectronics

No. de pieza STR720
Descripción Electrónicos  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR720 Datasheet(HTML) 397 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 393Page - STMicroelectronics STR720 Datasheet HTML 394Page - STMicroelectronics STR720 Datasheet HTML 395Page - STMicroelectronics STR720 Datasheet HTML 396Page - STMicroelectronics STR720 Datasheet HTML 397Page - STMicroelectronics STR720 Datasheet HTML 398Page - STMicroelectronics STR720 Datasheet HTML 399Page - STMicroelectronics STR720 Datasheet HTML 400Page - STMicroelectronics STR720 Datasheet HTML 401Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 397 / 401 page
background image
STR720 - ELECTRICAL CHARACTERISTICS
397/401
1.
See Figure 85, Figure 86 and Figure 87 for a definition of these parameters.
2.
VDD(all) = 1.80 V ± 10%, VDD3(all) = 3.30 V ± 10%, TA = -40 / +85 °C unless otherwise specified.
3.
Data based on design guidelines, not tested in production.
4.
TC is CPU clock period expressed in ns. For example if CPU clock is set to run at 50 MHz, TC =20 ns.
5.
Actual duration is configurable. See Chapter 10: DRAM CONTROLLER (DRAMC) on page 101.
In the following figures the timing diagrams are represented, where also the extent of the
software configurable access timing is depicted.
tSCADA
SDRAM CAS to data valid delay
(CAS latency)(3)
Depends on SDRAM config-
uration.(5)
TC
-3TC
ns
tSPRD
SDRAM precharge delay(3)
Depends on SDRAM config-
uration.(5)
0-
7TC
ns
Figure 85. SDRAM Single Read Access
Table 110. SDRAM Read cycle timing characteristics
Symbol
Parameter(1)
Test Conditions(2)
Value(4)
Unit
Min
Typ
Max
delay
RAS-CAS
latency
CAS
tSCH
MICLK
MIA[13:11]
Bank
MIA[10:0]
Row
Col
MCS[x]
MISA / RAS
MIAA / CAS
MID[32:0]
Data
MIWE
delay
precharge
tSCL
tSCAD
tSCCS
tSCRA
tSCCA
tSCWE
tSDS tSDH
Activate
Bank
Read
Precharge
Bank
Note: this diagram shows the timing with RAS-CAS delay, CAS latency and precharge delay all set to 1 wait-state.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com