Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

WM8742GEDS/V Datasheet(PDF) 49 Page - Cirrus Logic

No. de pieza WM8742GEDS/V
Descripción Electrónicos  24-bit 192 kHz DAC with Advanced Digital Filtering
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  CIRRUS [Cirrus Logic]
Página de inicio  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8742GEDS/V Datasheet(HTML) 49 Page - Cirrus Logic

Back Button WM8742GEDS/V Datasheet HTML 45Page - Cirrus Logic WM8742GEDS/V Datasheet HTML 46Page - Cirrus Logic WM8742GEDS/V Datasheet HTML 47Page - Cirrus Logic WM8742GEDS/V Datasheet HTML 48Page - Cirrus Logic WM8742GEDS/V Datasheet HTML 49Page - Cirrus Logic WM8742GEDS/V Datasheet HTML 50Page - Cirrus Logic WM8742GEDS/V Datasheet HTML 51Page - Cirrus Logic WM8742GEDS/V Datasheet HTML 52Page - Cirrus Logic WM8742GEDS/V Datasheet HTML 53Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 66 page
background image
WM8742
Rev 4.4
49
REGISTER
ADDRESS
BITS
NAME
DEFAULT
DESCRIPTION
R8
Mode Control 2
08h
[1:0]
DITHER[1:0]
10
ALU dither mode select:
00 = dither off
01 = RPDF dither applied in ALU
10 = TPDF dither applied in ALU
11 = HPDF dither applied in ALU
Note: DITHER[1:0] applies only to the dither mode in the ALU.
[3:2]
DIFF[1:0]
00
00 = Stereo
10 = Stereo reverse (left and right channels swapped)
01 = Mono left
– differential outputs
VOUTLP is left channel.
VOUTLN is left channel inverted.
VOUTRP is left channel inverted.
VOUTRN is left channel.
11 = Mono right
– differential outputs.
VOUTLP is right channel inverted.
VOUTLN is right channel.
VOUTRP is right channel.
VOUTRN is right channel inverted.
4
DOUT
0
Daisychaining Mode. Audio data output control:
0 = No audio data daisychaining
1 = Audio data output on pin 23
5
SDOUT
0
Daisychaining Mode. Control data output control:
0 = No control data daisychaining
1 = Control data output on pin 25
6
DSD_GAIN
0
DSD Plus gain control:
0 = Low gain, 1.4Vrms differential output level
1 = High gain, 2.0Vrms differential output level
Table 61 R8 Mode Control Register 2
REGISTER
ADDRESS
BITS
NAME
DEFAULT
DESCRIPTION
R9
Software reset
09h
[7:0]
RESET
00000000
Software reset. Writing to the register resets the entire chip, including
the register map.
Table 62 R9 Software Reset Control Register
REGISTER
ADDRESS
BITS
NAME
DEFAULT
DESCRIPTION
R32
Additional
Control 1
20h
0
DSD_NO_
NOTCH
0
DSD Direct 8fs Notch Filter
0: Enable 8fs notch filter
1: Disable 8fs notch filter
1
DSD_LEVEL
1
DSD Direct Filter Gain
0: High Gain
1: Low Gain
Table 63 R32 Additional Control 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com