Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

Preview PDF HTML

STM32F373C8 Datasheet(PDF) 78 Page - STMicroelectronics

No. de pieza STM32F373C8
Descripción Electrónicos  ARM® Cortex®-M4 32b MCUFPU, up to 256KB Flash32KB SRAM, timers, 4 ADCs (16-bit Sig. Delta / 12-bit SAR), 3 DACs, 2 comp., 2.0-3.6 V
PDF  137 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F373C8 Datasheet(HTML) 78 Page - STMicroelectronics

Back Button STM32F373C8 Datasheet HTML 74Page - STMicroelectronics STM32F373C8 Datasheet HTML 75Page - STMicroelectronics STM32F373C8 Datasheet HTML 76Page - STMicroelectronics STM32F373C8 Datasheet HTML 77Page - STMicroelectronics STM32F373C8 Datasheet HTML 78Page - STMicroelectronics STM32F373C8 Datasheet HTML 79Page - STMicroelectronics STM32F373C8 Datasheet HTML 80Page - STMicroelectronics STM32F373C8 Datasheet HTML 81Page - STMicroelectronics STM32F373C8 Datasheet HTML 82Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 137 page
background image
Electrical characteristics
STM32F373xx
78/137
DocID022691 Rev 7
Figure 16. HSI oscillator accuracy characterization results
Low-speed internal (LSI) RC oscillator
6.3.9
PLL characteristics
The parameters given in Table 44 are derived from tests performed under ambient
temperature and supply voltage conditions summarized in Table 22.
Table 43. LSI oscillator characteristics(1)
1.
VDDA = 3.3 V, TA = –40 to 105 °C unless otherwise specified.
Symbol
Parameter
Min
Typ
Max
Unit
fLSI
Frequency
30
40
60
kHz
tsu(LSI)(2)
2. Guaranteed by design.
LSI oscillator startup time
-
-
85
µs
IDD(LSI)(2) LSI oscillator power consumption
-
0.75
1.2
µA
Table 44. PLL characteristics
Symbol
Parameter
Value
Unit
Min
Typ
Max
fPLL_IN
PLL input clock(1)
1. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with
the range defined by fPLL_OUT.
1(2)
-24(2)
MHz
PLL input clock duty cycle
40(2)
-60(2)
%
fPLL_OUT
PLL multiplier output clock
16(2)
-72
MHz
tLOCK
PLL lock time
-
-
200(2)
2. Guaranteed by design.
µs
Jitter
Cycle-to-cycle jitter
-
-
300(2)
ps



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com