XIO2000 datasheet(79/150 Pages) TI

79 / 150 page

Classic PCI Configuration Space

November 2005

SCPS097B

4.54 Link Status Register

The link status register indicates the current state of the PCI Express link. See Table 4−30 for a complete

description of the register contents.

PCI register offset:

A2h

Read-only

Default value:

X011h

BIT NUMBER

RESET STATE

Table 4−30. Link Status Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

15:13

RSVD

Reserved. Returns 000b when read.

SCC

Slot clock configuration. This bit indicates that the bridge uses the same physical reference clock

that the platform provides on the connector. If the bridge uses an independent clock irrespective of

the presence of a reference on the connector, then this bit must be cleared.

0 = Independent 125-MHz reference clock is used

1 = Common 100-MHz reference clock is used

Link training. This bit has no function and is read-only 0b.

Retrain link. This bit has no function and is read-only 0b.

9:4

NLW

Negotiated link width. This field is read-only 00 0001b indicating the lane width is 1x.

3:0

Link speed. This field is read-only 1h indicating the link speed is 2.5 Gb/s.

4.55 Serial-Bus Data Register

The serial-bus data register reads and writes data on the serial-bus interface. Write data is loaded into this

bus cycle. When reading data from the serial bus, this register contains the data read after bit 5 (REQBUSY)

of the serial-bus control and status register (offset B3h, see Section 4.58) is cleared. This register is reset by

a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

PCI register offset:

B0h

Read/Write

Default value:

00h

BIT NUMBER

RESET STATE

4.56 Serial-Bus Word Address Register

The value written to the serial-bus word address register represents the word address of the byte being read

from or written to the serial-bus device. The word address is loaded into this register prior to writing the

serial-bus slave address register (offset B2h, see Section 4.57) that initiates the bus cycle. This register is reset

by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

PCI register offset:

B1h

Read/Write

Default value:

00h

BIT NUMBER

RESET STATE

XIO2000 Datasheet(PDF) 79 Page - Texas Instruments

XIO2000 Datasheet(HTML) 79 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL