STM32W108CB datasheet(148/278 Pages) STMICROELECTRONICS

148 / 278 page

Serial interfaces

STM32W108HB STM32W108CC STM32W108CB STM32W108CZ

148/278

Doc ID 16252 Rev 14

9.12.13

Serial controller DMA control register (SCx_DMACR)

Address offset: 0xC830 (SC1_DMACR) and 0xC030 (SC2_DMACR)

Reset value:

0x0000 0000

Reserved, must be kept at reset value

TXRST:

RXRST:

TXLODB:

TXLODA:

RXLODB:

RXLODA:

Reserved

TXRST

RXRST

LODB

LODA

LODB

LODA

Bits [31:6]

Bit 5

Setting this bit resets the transmit DMA. This bit clears automatically.

Bit 4

Setting this bit resets the receive DMA. This bit clears automatically.

Bit 3

Setting this bit loads DMA transmit buffer B addresses and allows the DMA controller to start

processing transmit buffer B. If both buffer A and B are loaded simultaneously, buffer A is

used first. This bit is cleared when DMA completes. Writing a zero to this bit has no effect.

Reading this bit returns DMA buffer status:

0: DMA processing is complete or idle

1: DMA processing is active or pending

Bit 2

Setting this bit loads DMA transmit buffer A addresses and allows the DMA controller to start

processing transmit buffer A. If both buffer A and B are loaded simultaneously, buffer A is

used first. This bit is cleared when DMA completes. Writing a zero to this bit has no effect.

Reading this bit returns DMA buffer status:

0: DMA processing is complete or idle

1: DMA processing is active or pending

Bit 1

Setting this bit loads DMA receive buffer B addresses and allows the DMA controller to start

processing receive buffer B. If both buffer A and B are loaded simultaneously, buffer A is used

first. This bit is cleared when DMA completes. Writing a zero to this bit has no effect. Reading

this bit returns DMA buffer status:

0: DMA processing is complete or idle

1: DMA processing is active or pending

Bit 0

Setting this bit loads DMA receive buffer A addresses and allows the DMA controller to start

processing receive buffer A. If both buffer A and B are loaded simultaneously, buffer A is used

first. This bit is cleared when DMA completes. Writing a zero to this bit has no effect. Reading

this bit returns DMA buffer status:

0: DMA processing is complete or idle

1: DMA processing is active or pending

STM32W108CB Datasheet(PDF) 148 Page - STMicroelectronics

STM32W108CB Datasheet(HTML) 148 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL