Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

ST7LITE49M Datasheet(PDF) 47 Page - STMicroelectronics

No. de pieza ST7LITE49M
Descripción Electrónicos  8-bit MCU with single voltage Flash memory data EEPROM, ADC, 8/12-bit timers, and I²C interface
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7LITE49M Datasheet(HTML) 47 Page - STMicroelectronics

Back Button ST7LITE49M Datasheet HTML 43Page - STMicroelectronics ST7LITE49M Datasheet HTML 44Page - STMicroelectronics ST7LITE49M Datasheet HTML 45Page - STMicroelectronics ST7LITE49M Datasheet HTML 46Page - STMicroelectronics ST7LITE49M Datasheet HTML 47Page - STMicroelectronics ST7LITE49M Datasheet HTML 48Page - STMicroelectronics ST7LITE49M Datasheet HTML 49Page - STMicroelectronics ST7LITE49M Datasheet HTML 50Page - STMicroelectronics ST7LITE49M Datasheet HTML 51Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 188 page
background image
ST7LITE49M
Supply, reset and clock management
47/188
7.5.4
CLOCK Controller Control/Status register (CKCNTCSR)
Reset value: 0000 1001 (09h)
Bits 7:4 = Reserved, must be kept cleared.
Bit 3 = AWU_FLAG AWU Selection bit
This bit is set and cleared by hardware.
0: No switch from AWU to RC requested
1: AWU clock activated and temporization completed
Bit 2 = RC_FLAG RC Selection bit
This bit is set and cleared by hardware.
0: No switch from RC to AWU requested
1: RC clock activated and temporization completed
Bit 1 = Reserved, must be kept cleared.
Bit 0 = RC/AWU RC/AWU Selection bit
0: RC enabled
1: AWU enabled (default value)
7.5.5
System Integrity (SI) Control/Status register (SICSR)
Reset value: 011x 0x00 (xxh)
Bit 7 = Reserved, must be kept cleared
Bits 6:5 = CR[1:0] RC Oscillator Frequency Adjustment bits
These bits, as well as CR[9:2] bits in the RCCR register must be written immediately
after reset to adjust the RC oscillator frequency and to obtain an accuracy of 1%. Refer
to Section 7.1.1: Internal RC oscillator on page 34.
Bit 4 = WDGRF Watchdog Reset flag
This bit indicates that the last Reset was generated by the Watchdog peripheral. It is
set by hardware (watchdog reset) and cleared by software (writing zero) or an LVD
Reset (to ensure a stable cleared state of the WDGRF flag when CPU starts).
The WDGRF and the LVDRF flags are used to select the reset source (see Table 11).
7
0
0
0
0
0
AWU_FLAG
RC_FLAG
0
RC/AWU
Read/write
7
0
0
CR1
CR0
WDGRF
0
LVDRF
AVDF
AVDIE
Read/write



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com