Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

WM8804 Datasheet(PDF) 45 Page - Wolfson Microelectronics plc

No. de pieza WM8804
Descripción Electrónicos  1:1 Digital Interface Transceiver with PLL
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  WOLFSON [Wolfson Microelectronics plc]
Página de inicio  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8804 Datasheet(HTML) 45 Page - Wolfson Microelectronics plc

Back Button WM8804 Datasheet HTML 41Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 42Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 43Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 44Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 45Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 46Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 47Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 48Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 49Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 66 page
background image
Production Data
WM8804
w
PD Rev 4.1 September 2007
45
AUDIO DATA FORMATS
Five interface formats are supported:
Left Justified Mode
Right Justified Mode
I2S Mode
DSP Mode A
DSP Mode B
The MSB is sent first in all formats. Word lengths of 16, 20 and 24 bits are supported.
Audio data for each stereo channel is clocked with the BCLK signal. Data is time multiplexed with the
LRCLK, indicating whether the left or right channel data is present. The LRCLK is also used as a
timing reference to indicate the beginning or end of the data words.
In Left Justified, Right Justified and I2S modes the minimum number of BCLKs per LRCLK period is
two times the number of bits in the selected word length. LRCLK must be high for a minimum of n
BCLKs and low for a minimum of n BCLKs, where n is the number of bits in an audio word. Any mark
to space ratio on LRCLK is acceptable provided the above requirements are met.
The data may also be output in DSP Mode A or Mode B, with LRCLK used as a frame sync to
identify the MSB of the first word. The minimum number of BCLKs per LRCLK period is two times the
number of bits in the word length.
LEFT JUSTIFIED MODE
In Left Justified mode, the MSB of DIN is sampled by the WM8804 on the first rising edge of BCLK
following an LRCLK transition. The MSB of the output data (DOUT) changes on the same falling
edge of BCLK as LRCLK and may be sampled on the next rising edge of BCLK. LRCLK is high
during the left samples and low during the right samples (Figure 18).
LEFT CHANNEL
RIGHT CHANNEL
LRCLK
BCLK
DIN / DOUT
1/fs
n
3
2
1
n-2 n-1
LSB
MSB
n
3
2
1
n-2 n-1
LSB
MSB
Figure 18 Left Justified Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com