TMP86FS49AIUG datasheet(106/296 Pages) TOSHIBA

106 / 296 page

Page 90

8. 16-Bit TimerCounter 1 (TC1)

8.3 Function

TMP86FS49AIUG

Figure 8-7 PPG Output

Example :Generating a pulse which is high-going for 800 µs and low-going for 200

µs

(fc = 16 MHz)

Setting port

(TC1CR), 10000111B

; Sets the PPG mode, selects the source clock

LDW

(TC1DRA), 007DH

; Sets the cycle (1 ms

÷ 27/fc ms = 007DH)

LDW

(TC1DRB), 0019H

; Sets the low-level pulse width (200

µs ÷ 27/fc = 0019H)

(TC1CR), 10010111B

; Starts the timer

Example :After stopping PPG, setting the PPG pin to a high-level to restart PPG

(fc = 16 MHz)

Setting port

(TC1CR), 10000111B

; Sets the PPG mode, selects the source clock

LDW

(TC1DRA), 007DH

; Sets the cycle (1 ms

÷ 27/fc µs = 007DH)

LDW

(TC1DRB), 0019H

; Sets the low-level pulse width (200

µs ÷ 27/fc = 0019H)

(TC1CR), 10010111B

; Starts the timer

(TC1CR), 10000111B

; Stops the timer

(TC1CR), 10000100B

; Sets the timer mode

(TC1CR), 00000111B

; Sets the PPG mode, TFF1 = 0

(TC1CR), 00010111B

; Starts the timer

PPG pin

Function output

Port output

enable

I/O port output latch

shared with PPG output

Data output

Toggle

Set

Clear

TC1CR<TFF1>

Write to TC1CR

Internal reset

Match to TC1DRB

Match to TC1DRA

TC1CR<TC1S> clear

Timer F/F1

INTTC1 interrupt request

TMP86FS49AIUG Datasheet(PDF) 106 Page - Toshiba Semiconductor

TMP86FS49AIUG Datasheet(HTML) 106 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL