TMP86FS49AIUG datasheet(123/296 Pages) TOSHIBA

No. de pieza	TMP86FS49AIUG

Descripción Electrónicos	8 Bit Microcontroller

PDF	296 Pages

Scroll/Zoom	100%

Fabricante Electrónico	TOSHIBA [Toshiba Semiconductor]

Página de inicio	http://www.semicon.toshiba.co.jp/eng

Logo

123 / 296 page

Page 107

TMP86FS49AIUG

Note 1: In the programmable divider output mode, do not change the TTREGj setting while the timer is running.

Since TTREGj is not in the shift register configuration in the programmable divider output mode, the new

value programmed in TTREGj is in effect immediately after programming. Therefore, if TTREGi is changed

while the timer is running, an expected operation may not be obtained.

Note 2: When the timer is stopped during PDO output, the PDOj pin holds the output status when the timer is

stopped. To change the output status, program TCjCR<TFFj> after the timer is stopped. Do not change the

TCjCR<TFFj> setting upon stopping of the timer.

Example: Fixing the PDOj pin to the high level when the TimerCounter is stopped

CLR (TCjCR).3: Stops the timer.

CLR (TCjCR).7: Sets the PDOj pin to the high level.

Note 3: j = 3, 4

Example :Generating 1024 Hz pulse using TC4 (fc = 16.0 MHz)

Setting port

(TTREG4), 3DH

: 1/1024

÷27/fc÷2 = 3DH

(TC4CR), 00010001B

: Sets the operating clock to fc/27, and 8-bit PDO mode.

(TC4CR), 00011001B

: Starts TC4.

TMP86FS49AIUG Datasheet(PDF) 123 Page - Toshiba Semiconductor