5.6 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted) (1)

PARAMETER (6)

TEST CONDITIONS (2)

MIN

TYP

MAX UNIT

CURRENT

IDD

Supply current: VDD (3) (4)

Typical

140

mA

IDDI

Supply current: VDDI (3) (4)

Typical

45

mA

IOFFSET

Supply current: VOFFSET (5)

Typical

6

mA

IBIAS

Supply current: VBIAS (5)

Typical

0.6

mA

IRESET

Supply current: VRESET

Typical

1.8

mA

POWER

PDD

Supply power dissipation: VDD (3) (4)

Typical

252

mW

PDDI

Supply power dissipation: VDDI (3) (4)

Typical

81

mW

POFFSET

Supply power dissipation: VOFFSET (5)

Typical

60

mW

PBIAS

Supply power dissipation: VBIAS (5)

Typical

1.08

mW

PRESET

Supply power dissipation: VRESET

Typical

25.2

mW

PTOTAL

Supply power dissipation Total

Typical

419.28

mW

LPSDR INPUT

IIL

Low level input current

VDD = 1.95V, VI = 0V

-100

nA

IIH

High level input current

VDD = 1.95V, VI = 1.95V

135

uA

LPSDR OUTPUT

VOH

DC output high voltage (7) (8) (9)

IOH = -2mA

0.8 x VDD

V

VOL

DC output low voltage (7) (8) (9)

IOL = 2mA

0.2 x VDD

V

CAPACITANCE

CIN

Input capacitance LVCMOS

F = 1MHz

10

pF

CIN

Input capacitance SubLVDS

F = 1MHz

20

pF

COUT

Output capacitance

F = 1MHz

10

pF

CTEMP

Temperature sense diode capacitance

F = 1MHz

20

pF

(1)

Device electrical characteristics are over Section 5.4 unless otherwise noted.

(2)

All voltage values are with respect to the ground pins (VSS).

(3)

To prevent excess current, the supply voltage delta | VDDI – VDD | must be less than the specified limit.

(4)

Supply power dissipation based on non–compressed commands and data.

(5)

To prevent excess current, the supply voltage delta | VBIAS – VOFFSET | must be less than the specified limit.

(6)

All power supply connections are required to operate the DMD: VDD, VDDI, VOFFSET, VBIAS, VRESET. All VSS connections are also

required.

(7)

LPSDR specifications are for pins LS_CLK and LS_WDATA.

(8)

Low-speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC

Standard No. 209-2F, Low-Power Double Data Rate (LPDDR) JESD209-2F.

(9)

LPSDR output specification is for pins LS_RDATA_A, LS_RDATA_B, LS_RDATA_C, LS_RDATA_D.

DLP391TP

DLPS289A – JUNE 2025 – REVISED SEPTEMBER 2025

www.ti.com

12

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

Product Folder Links: DLP391TP