L9026 datasheet(27/60 Pages) STMICROELECTRONICS

27 / 60 page

Parameter

Description

Test condition

Min Typ

Max

Unit

IL(OFF)

Output leakage current (each channel)

TJ = 150 °C

VBATT = 0 V; VDDIO = 0 V; VSOURCE = 0 V;

VDS = 28 V; TJ up to 150 °C

-3

µA

IL(OFF)_HS

Output leakage current (each channel)

TJ = 150 °C

VBATT = 28 V; VDDIO = 0 V; VSOURCE = 0

V; VDS = 28 V; TJ up to 150°C – High side

case

-3

µA

I(OFF)_HS

Output current (each channel) in High

side case

High side configuration, Power OFF,

VSOURCE = 0 V

-70

-30

µA

I(OFF)_HS

Output current (each channel) in High

side case

High side configuration, Power OFF,

VSOURCE = 2.5V

-10

µA

Timing

tDELAY(ON)

Turn-ON delay (from INn pin or bit to

VOUT = 90% VBATT) (Channels used as

Low-Side)

RL = 50 Ω

VBATT= 14 V

Active or Limp Home mode

µs

tDELAY(OFF)

Turn-OFF delay (from INn pin or bit to

VOUT = 10% VBATT) (Channels used as

Low-Side)

RL = 50 Ω; VBATT= 14 V; Active or Limp

Home mode

2.5

µs

tON

Turn-ON time (from INn pin or bit to

VOUT = 10% VBATT) (Channels used as

Low-Side)

RL = 50 Ω; VBATT= 14 V; Active or Limp

Home mode

µs

tOFF

Turn-OFF time (from INn pin or bit to

VOUT = 90% VBATT) (Channels used as

Low-Side)

RL = 50 Ω; VBATT= 14 V; Active or Limp

Home mode

µs

dV/dtON

Turn-ON slew rate VDS = 70% to 30%

VBATT (Channels used as Low-Side)

RL = 50 Ω; VBATT= 14 V; Active or Limp

Home mode

0.35

2.2

V/µs

-dV/dtOFF

Turn-OFF slew rate VDS = 30% to 70%

VBATT (Channels used as Low-Side)

RL = 50 Ω; VBATT= 14 V; Active or Limp

Home mode

0.15 1.3

3.4

V/µs

-dV/dtOFF

Turn-OFF slew rate VDS = 30% to 70%

VBATT Gate kill condition

RL = 50 Ω; VBATT= 14 V; Active or Limp

Home mode

V/µs

(Channels used as Low-Side)

tDELAY(ON)

Turn-ON delay (from INn pin or bit to

VOUT = 10% VBATT) (Channels used as

High-Side)

RL = 50 Ω; VBATT= 14 V; Active or Limp

Home mode

1.2

3.5

7.5

µs

tDELAY(OFF)

Turn-OFF delay (from INn pin or bit to

VOUT = 90% VBATT) (Channels used as

High-Side)

RL = 50 Ω; VBATT= 14 V; Active or Limp

Home mode

µs

tON

Turn-ON time (from INn pin or bit to

VOUT = 90% VBATT) (Channels used as

High-Side)

RL = 50 Ω; VBATT= 14 V; Active or Limp

Home mode

µs

tOFF

Turn-OFF time (from INn pin or bit to

VOUT = 10% VBATT) (Channels used as

High-Side)

RL = 50 Ω; VBATT= 14 V; Active or Limp

Home mode

µs

dV/dtON

Turn-ON slew rate VDS = 30% to 70%

VBATT (Channels used as High-Side)

RL = 50 Ω; VBATT= 14 V; Active or Limp

Home mode

0.25

1.9

V/µs

-dV/dtOFF

Turn-OFF slew rate VDS = 70% to 30%

VBATT (Channels used as High-Side)

RL = 50 Ω; VBATT= 14 V; Active or Limp

Home mode

0.25

2.5

V/µs

-dV/dtOFF

Turn-OFF slew rate VDS = 70% to 30%

VBATT Gate kill condition (Channels

used as High-Side)

RL = 50 Ω; VBATT= 14 V; Active or Limp

Home mode

V/µs

tINRUSH

Bulb Inrush Mode restart time

Active mode; Covered by SCAN

µs

tBIM

Bulb Inrush Mode reset time

Active mode; Covered by SCAN

L9026

Power stages

DS13397 - Rev 9

page 27/60

L9026 Datasheet(PDF) 27 Page - STMicroelectronics

L9026 Datasheet(HTML) 27 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Descarga

Enlace URL