| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
L9026 Datasheet(PDF) 39 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9026 Datasheet(HTML) 39 Page - STMicroelectronics |
|
39 / 60 page ![]() 11 SPI The SPI interface is used to configure the device, control the outputs and read diagnostic and status registers. 11.1 SPI protocol The SPI (serial peripheral interface) is a full duplex serial out of frame slave interface made of four lines SO, SI, CLK and NCS. MOSI and MISO are the lines through which the data is transferred. Considering the out-of-frame protocol implemented, it is important to ignore the first MISO received at the start of communication because it is meaningless. The falling edge of NCS defines the start of the SPI frames. L9026 samples the MOSI line (SI) at the rising edge of CLK while the output data is shifted out on line MISO (SO) at the falling edge of CLK. (CPOL=’0’, CPHA = ‘0’). End of SPI access is defined by a rising edge of NCS. L9026 implements feature to guarantee that SPI frame is considered valid when at least 16 bits have been transferred: in case of transaction with less than 16 bits is received, the frame will be discarded and ERR bit is asserted in the next SPI frame. An SPI access with frame longer than 16 bits will not be discarded in order to allow daisy chain operation. As additional safety feature, the protocol is also equipped with 1 PARITY bit (odd parity) and a 1 bit frame counter; the frame counter value to be considered at the beginning of a new communication session after a reset action is "0". In case an incorrect frame counter value is detected, ERR bit is asserted in the next SPI frame. The detailed structure of MOSI and MISO frames is shown in Section 11.5: SPI frame structure. The relationship between MOSI and MISO content during SPI communication is shown in Figure 19: the protocol implements an out-of-frames strategy. Figure 19. SPI out-of-frame protocol During the Limp Home the SPI is in read only mode while no SPI access is possible during device Sleep Mode: eventual frames are ignored and MISO pin remains in high impedance. L9026 SPI DS13397 - Rev 9 page 39/60 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |