| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ST24LC21B Datasheet(PDF) 17 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST24LC21B Datasheet(HTML) 17 Page - STMicroelectronics |
|
17 / 22 page ![]() AI01749 VSync 100nF 47k Ω +5V SCL SDA +5V Monitor VCLK SCL SDA VSS VCC MONITOR HOST VGA Cable 14 15 12 9 Figure 13. Recommended Schematic for VESA 2.0 Specification low during this time, the ST24xy21 terminate the data transfer and switches to a standby state. NOTE CONCERNING THE POWER SUPPLY VOLTAGE IN THE VESA 2.0 SPECIFICATION According to the VESA 2.0 specification, the ST24xy21 can be supplied by either the MONITOR or by the HOST (using +5V on the VGA cable pin 9) power supply. The easyest way to implement this is to use 2 diodes as described in the following schematic. The ST24xy21 supply voltage will be decreased by 0.6V, which is the diode forward voltage drop, and will be below 4.5V. Nevertheless, the ST24xy21 remains operational and no input will be damaged if the applied voltage on any input complies with the Absolute Maximum Ratings val- ues. Under this condition, the threshold voltage of the Schmitt-Trigger (pin 7) will be decreased (as in Table 6). 17/22 ST24LC21B, ST24LW21, ST24FC21, ST24FC21B, ST24FW21 |
|
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |