Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

STA680 Datasheet(PDF) 34 Page - STMicroelectronics

No. de pieza STA680
Descripción Electrónicos  HD Radio base-band receiver
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA680 Datasheet(HTML) 34 Page - STMicroelectronics

Back Button STA680 Datasheet HTML 30Page - STMicroelectronics STA680 Datasheet HTML 31Page - STMicroelectronics STA680 Datasheet HTML 32Page - STMicroelectronics STA680 Datasheet HTML 33Page - STMicroelectronics STA680 Datasheet HTML 34Page - STMicroelectronics STA680 Datasheet HTML 35Page - STMicroelectronics STA680 Datasheet HTML 36Page - STMicroelectronics STA680 Datasheet HTML 37Page - STMicroelectronics STA680 Datasheet HTML 38Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 43 page
background image
Digital I/O and memory interfaces
STA680
34/43
5.4.5
Host micro I2C interface (I2C1)
The Host Micro I2C Interface enables the host processor to pass commands, diagnostic
information, and data between the host processor and HD Radio Decoder.
The I2C1 interface is a standard I2C interface where the STA680 acts as a slave to the Host
Micro and only responds to requests for information. It is also configurable by the Host Micro
to work as a master to better support bi-directional flow of data and audio.
The I2C1 interface supports 7-bit addressing and 8-bit data. It can run in both standard
mode (serial clock frequency up to 100 kHz) and fast mode (up to 400 kHz). The I2C device
addresses are reported in Table 16.
Although not part of the IIC standard, an additional control line called IIC1_DA is provided.
This line is useful for indicating when data is available and can be polled by either master or
slave.
5.4.6
Auxiliary I2C interface (I2C2)
The Auxiliary I2C interface can be programmed to be a master or slave. The usage of this
interface by the host processor is optional and by default it is disabled after reset.
The I2C2 interface supports 7-bit addressing and 8-bit data. It can run in both standard
mode (serial clock frequency up to 100 kHz) and fast mode (up to 400 kHz). The I2C device
addresses are reported in Table 17.
Although not part of the IIC standard, an additional control line called IIC1_DA is provided.
This line is useful for indicating when data is available and can be polled by either master or
slave.
Table 16.
I2C1 interface device address
I2C1
Primary address
Secondary address
Read Address
0101111b
0101101b
Write Address
0101110b
0101100b
Table 17.
I2C2 interface device address
I2C2
Primary Address
Secondary Address
Read Address
0101011b
0101001b
Write Address
0101010b
0101000b



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com