MPC8313ECVRAFD datasheet(48/100 Pages) FREESCALE

48 / 100 page

MPC8313E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2.1

Freescale Semiconductor

Enhanced Local Bus

11.2

Local Bus AC Electrical Specifications

Table 46 describes the general timing parameters of the local bus interface.

Figure 36 provides the AC test load for the local bus.

Figure 36. Local Bus AC Test Load

Table 46. Local Bus General Timing Parameters

Parameter

Symbol1

Min

Max

Unit

Notes

Local bus cycle time

tLBK

—

Input setup to local bus clock

tLBIVKH

7—

3, 4

Input hold from local bus clock

tLBIXKH

1.0

—

3, 4

LALE output fall to LAD output transition (LATCH hold time)

tLBOTOT1

1.5

—

LALE output fall to LAD output transition (LATCH hold time)

tLBOTOT2

3—

LALE output fall to LAD output transition (LATCH hold time)

tLBOTOT3

2.5

—

LALE output rise to LCLK negative edge

tLALEHOV

—3.0

LALE output fall to LCLK negative edge

tLALETOT1

–1.5

—

LALE output fall to LCLK negative edge

tLALETOT2

–5.0

—

LALE output fall to LCLK negative edge

tLALETOT3

–4.5

—

Local bus clock to output valid

tLBKHOV

—3

Local bus clock to output high impedance for LAD

tLBKHOZ

—4

Notes:

1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for

inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tLBIXKH1 symbolizes local bus

timing (LB) for the input (I) to go invalid (X) with respect to the time the tLBK clock reference (K) goes high (H), in this case for

clock one (1).

2. All timings are in reference to falling edge of LCLK0 (for all outputs and for LGTA and LUPWAIT inputs) or rising edge of

LCLK0 (for all other inputs).

3. All signals are measured from NVDD/2 of the rising/falling edge of LCLK0 to 0.4 × NVDD of the signal in question for 3.3-V

signaling levels.

4. Input timings are measured at the pin.

5.tLBOTOT1 and tLALETOT1 should be used when RCWH[LALE] is not set and the load on LALE output pin is at least 10 pF less

than the load on LAD output pins.

6.tLBOTOT2 and tLALETOT2 should be used when RCWH[LALE] is set and the load on LALE output pin is at least 10 pF less than

the load on LAD output pins.

7.tLBOTOT3 and tLALETOT3 should be used when RCWH[LALE] is set and the load on LALE output pin equals to the load on LAD

output pins.

8. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered

through the component pin is less than or equal to the leakage current specification.

Output

Z0 = 50 Ω

NVDD/2

RL = 50 Ω

MPC8313ECVRAFD Datasheet(PDF) 48 Page - Freescale Semiconductor, Inc

MPC8313ECVRAFD Datasheet(HTML) 48 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

Datasheet Descarga

Enlace URL