AT89C51ED2-RDTUM datasheet(18/137 Pages) ATMEL

18 / 137 page

4235K–8051–05/08

AT89C51RD2/ED2

Figure 7-1.

Clock Generation Diagram

Figure 7-2.

Mode Switching Waveforms

The X2 bit in the CKCON0 register (see Table 7-1) allows a switch from 12 clock periods per

instruction to 6 clock periods and vice versa. At reset, the speed is set according to X2 bit of

Hardware Security Byte (HSB). By default, Standard mode is active. Setting the X2 bit activates

the X2 feature (X2 mode).

The T0X2, T1X2, T2X2, UartX2, PcaX2, and WdX2 bits in the CKCON0 register (Table 7-1) and

SPIX2 bit in the CKCON1 register (see Table 7-2) allows a switch from standard peripheral

speed (12 clock periods per peripheral clock cycle) to fast peripheral speed (6 clock periods per

peripheral clock cycle). These bits are active only in X2 mode.

Table 7-1.

CKCON0 Register

CKCON0 - Clock Control Register (8Fh)

XTAL1

CKCON0

8-bit Prescaler

OSC

FXTAL

XTAL1:2

CLK CPU

CLK PERIPH

CKRL

XTAL1:2

XTAL1

CPU Clock

X2 Bit

X2 Mode

STD Mode

OSC

WDX2

PCAX2

SIX2

T2X2

T1X2

T0X2

Bit

Number

Bit

Mnemonic

Description

Reserved

The values for this bit are indeterminite. Do not set this bit.

WDX2

Watchdog Clock

(This control bit is validated when the CPU clock X2 is set; when X2 is low, this bit has no

effect).

Cleared to select 6 clock periods per peripheral clock cycle.

Set to select 12 clock periods per peripheral clock cycle.

AT89C51ED2-RDTUM Datasheet(PDF) 18 Page - ATMEL Corporation

AT89C51ED2-RDTUM Datasheet(HTML) 18 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL