| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
SPT5420SIM Datasheet(PDF) 3 Page - Cadeka Microcircuits LLC. |
|
|
|||||||||||||||||||||||||||||
SPT5420SIM Datasheet(HTML) 3 Page - Cadeka Microcircuits LLC. |
|
3 / 8 page ![]() 3 6/26/01 SPT5420 TEST LEVEL CODES All electrical characteristics are subject to the following conditions: All parameters having min/max specifications are guaranteed. The Test Level column indi- cates the specific device testing actually per- formed during production and Quality Assur- ance inspection. Any blank section in the data column indicates that the specification is not tested at the specified condition. LEVEL TEST PROCEDURE I 100% production tested at the specified temperature. II 100% production tested at TA = +25 °C, and sample tested at the specified temperatures. III QA sample tested only at the specified temperatures. IV Parameter is guaranteed (but not tested) by design and characteri- zation data. V Parameter is a typical value for information purposes only. VI 100% production tested at TA = +25 °C. Parameter is guaranteed over specified temperature range. ELECTRICAL SPECIFICATIONS TA = TMIN to TMAX, VCC = +5.0 V, VDD = +11.5 V, VSS = –8.0 V, VREFT=3.5 V, VREFB=–1.5 V, RL = +10 kΩ, CL = 50 pF, unless otherwise specified. TEST TEST SPT5420 PARAMETERS CONDITIONS LEVEL MIN TYP MAX UNITS Power Requirements VCC Supply Voltage (Digital) IV 4.75 5 5.25 V VDD Supply Voltage (Analog)1,2 VI 5 11.5 12.5 V VSS Supply Voltage (Analog)1,2 VI –12.5 –8 –5V ICC Supply Current VI 0.5 mA IDD Supply Current Outputs Unloaded VI 5 10 mA ISS Supply Current Outputs Unloaded VI 5 10 mA Power Supply Rejection Ratio ∆VDD / ∆Full Scale IV 80 dB ∆VSS / ∆Full Scale IV 80 dB Dynamic Performance Output Settling Time3 (Full Scale Change to ±0.5 LSB) CL ≤ 220 pF IV 15 µs Slew Rate V 2.0 V/µs Glitch Impulse V 35 nV-s Channel to Channel Isolation V 100 dB DAC to DAC Crosstalk V 40 nV-s Digital Crosstalk V 1 nV-s Digital Feedthrough V 1 nV-s Timing Characteristics (See page 4) IV 1. Supplies should provide 2.5 V headroom above and below max output swing. 2. VDD – VSS ≤ 20 V 3. Output can drive 10,000 pF without oscillation, but with settling time degradation. DEFINITION OF SELECTED TERMINOLOGY Channel-to-Channel Isolation Channel-to-Channel isolation refers to the proportion of input signal from one DAC’s reference input that appears at the output of the other DAC. It is expressed in dBs. DAC-to-DAC Crosstalk DAC-to-DAC crosstalk is defined as the glitch impulse that appears at one DAC’s output due to both the digital change and subse- quent analog output change at any other DAC. It is specified in nV-s. Digital Crosstalk The glitch impulse transferred to one DAC’s output due to a change in digital input code of any other DAC. It is specified in nV-s. Digital Feedthrough Digital feedthrough is the noise at a DAC’s output caused by changes to D0–D12 while WR is high. |
|
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |