ATtiny5 datasheet(43/168 Pages) ATMEL

43 / 168 page

8127C–AVR–10/09

ATtiny4/5/9/10

Figure 10-3. Switching Between Input and Output in Break-Before-Make-Mode

10.2.4

Reading the Pin Value

Independent of the setting of Data Direction bit DDxn, the port pin can be read through the

PINxn Register bit. As shown in Figure 10-2 on page 41, the PINxn Register bit and the preced-

ing latch constitute a synchronizer. This is needed to avoid metastability if the physical pin

changes value near the edge of the internal clock, but it also introduces a delay. Figure 10-4

shows a timing diagram of the synchronization when reading an externally applied pin value.

The maximum and minimum propagation delays are denoted tpd,max and tpd,min respectively.

Figure 10-4. Synchronization when Reading an Externally Applied Pin value

Consider the clock period starting shortly after the first falling edge of the system clock. The latch

is closed when the clock is low, and goes transparent when the clock is high, as indicated by the

shaded region of the “SYNC LATCH” signal. The signal value is latched when the system clock

goes low. It is clocked into the PINxn Register at the succeeding positive clock edge. As indi-

cated by the two arrows tpd,max and tpd,min, a single signal transition on the pin will be delayed

between ½ and 1½ system clock period depending upon the time of assertion.

out DDRx, r16

nop

0x02

0x01

SYSTEM CLK

INSTRUCTIONS

DDRx

intermediate tri-state cycle

out DDRx, r17

0x55

PORTx

0x01

intermediate tri-state cycle

Px0

Px1

tri-state

0x01

r17

0x02

r16

XXX

in r17, PINx

0x00

0xFF

INSTRUCTIONS

SYNC LATCH

PINxn

r17

XXX

SYSTEM CLK

pd, max

t pd, min

ATtiny5 Datasheet(PDF) 43 Page - ATMEL Corporation

ATtiny5 Datasheet(HTML) 43 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL