ST72101G1M1 datasheet(17/85 Pages) STMICROELECTRONICS

17 / 85 page

Obsolete

Product(s)

- Obsolete

Product(s)

17/85

ST72101/ST72212/ST72213

3.2 RESET

3.2.1 Introduction

There are three sources of Reset:

– RESET pin (external source)

– Power-On Reset (Internal source)

– WATCHDOG (Internal Source)

The Reset Service Routine vector is located at ad-

dress FFFEh-FFFFh.

3.2.2 External Reset

The RESET pin is both an input and an open-drain

output with integrated pull-up resistor. When one

of the internal Reset sources is active, the Reset

pin is driven low , for a duration of tRESET, to reset

the whole application.

3.2.3 Reset Operation

The duration of the Reset state is a minimum of

4096 internal CPU Clock cycles. During the Reset

state, all I/Os take their reset value.

A Reset signal originating from an external source

must have a duration of at least tPULSE in order to

be recognised. This detection is asynchronous

and therefore the MCU can enter Reset state even

in Halt mode.

At the end of the Reset cycle, the MCU may be

held in the Reset state by an External Reset sig-

nal. The RESET pin may thus be used to ensure

VDD has risen to a point where the MCU can oper-

ate correctly before the user program is run. Fol-

lowing a Reset event, or after exiting Halt mode, a

4096 CPU Clock cycle delay period is initiated in

order to allow the oscillator to stabilise and to en-

sure that recovery has taken place from the Reset

state.

In the high state, the RESET pin is connected in-

ternally to a pull-up resistor (RON). This resistor

can be pulled low by external circuitry to reset the

device.

The RESET pin is an asynchronous signal which

plays a major role in EMS performance. In a noisy

environment, it is recommended to use the exter-

nal connections shown in Figure 8.

3.2.4 Power-on Reset

This circuit detects the ramping up of VDD, and

generates a pulse that is used to reset the applica-

tion (at approximately VDD= 2V).

Power-On Reset is designed exclusively to cope

with power-up conditions, and should not be used

in order to attempt to detect a drop in the power

supply voltage.

Caution:

to re-initialize the Power-On Reset, the

power supply must fall below approximately 0.8V

(Vtn), prior to rising above 2V. If this condition is

not respected, on subsequent power-up the Reset

pulse may not be generated. An external Reset

pulse may be required to correctly reactivate the

circuit.

Figure 15. Reset Block Diagram

INTERNAL

RESET

WATCHDOG RESET

OSCILLATOR

SIGNAL

RESET

TO ST7

RESET

POWER-ON RESET

VDD

RON

ST72101G1M1 Datasheet(PDF) 17 Page - STMicroelectronics

ST72101G1M1 Datasheet(HTML) 17 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

Datasheet Descarga

Enlace URL