Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

AP2152A Datasheet(PDF) 4 Page - Diodes Incorporated

No. de pieza AP2152A
Descripción Electrónicos  0.5A DUAL CHANNEL CURRENT-LIMITED POWER SWITCH WITH OUTPUT DISCHARGE
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  DIODES [Diodes Incorporated]
Página de inicio  http://www.diodes.com
Logo DIODES - Diodes Incorporated

AP2152A Datasheet(HTML) 4 Page - Diodes Incorporated

  AP2152A Datasheet HTML 1Page - Diodes Incorporated AP2152A Datasheet HTML 2Page - Diodes Incorporated AP2152A Datasheet HTML 3Page - Diodes Incorporated AP2152A Datasheet HTML 4Page - Diodes Incorporated AP2152A Datasheet HTML 5Page - Diodes Incorporated AP2152A Datasheet HTML 6Page - Diodes Incorporated AP2152A Datasheet HTML 7Page - Diodes Incorporated AP2152A Datasheet HTML 8Page - Diodes Incorporated AP2152A Datasheet HTML 9Page - Diodes Incorporated Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 17 page
background image
AP2142A/AP2152A
0.5A DUAL CHANNEL CURRENT-LIMITED POWER
SWITCH WITH OUTPUT DISCHARGE
AP2142A/2152A
Document number: DS32191 Rev. 2 - 2
4 of 17
www.diodes.com
October 2010
© Diodes Incorporated
Electrical Characteristics (TA = 25
oC, VIN = +5.0V, unless otherwise stated)
Symbol
Parameter
Test Conditions (Note 3)
Min
Typ.
Max
Unit
VUVLO
Input UVLO
1.6
2.0
2.4
V
ISHDN
Input Shutdown Current
Disabled, IOUT= 0
0.1
1
μA
IQ
Input Quiescent Current, Dual
Enabled, IOUT= 0
115
180
μA
ILEAK
Input Leakage Current
Disabled, OUT grounded
1
μA
IREV
Reverse Leakage Current
Disabled, VIN = 0V, VOUT = 5V, IREV at VIN
0.01
0.1
μA
RDS(ON)
Switch on-resistance
VIN = 5V, IOUT = 0.5A,
TA = 25
oC
SO-8
90
110
m
MSOP-8-EP,
DFN3030E-8
85
105
VIN = 5V, IOUT = 0.5A, -40
oC≤ T
A ≤ 85
oC
135
VIN = 3.3V, IOUT = 0.5A,
TA = 25
oC
SO-8
110
130
MSOP-8-EP,
DFN3030E-8
105
125
VIN = 3.3V, IOUT = 0.5A, -40
oC≤ T
A ≤ 85
oC
170
ILIMIT
Over-Load Current Limit
VIN = 5V, VOUT = 4V,
CL=4.7μF
-40
oC≤ T
A ≤ 85
oC
0.55
0.7
0.85
A
ILIMIT_G
Ganged Over-Load Current Limit
VIN = 5V, VOUT = 4V,
OUT1 & OUT2 tied
together, CL=4.7μF
-40
oC≤ T
A ≤ 85
oC
1.1
1.4
1.7
A
ITrig
Current limiting trigger threshold
Output Current Slew rate (<100A/s), CL=4.7μF
1.0
A
ITrig_G
Ganged current limiting trigger
threshold
OUT1 & OUT2 tied together, Output Current Slew
rate (<100A/s), CL=4.7μF
1.0
A
IOS
Short-circuit current per channel
OUTx connected to ground, device enabled into
short circuit, CL=4.7μF
0.7
A
IOS_G
Ganged short-circuit current
OUT1 & OUT2 connected to ground, device
enabled into short-circuit, CL=4.7μF
1.1
1.4
1.7
A
TSHORT
Short-circuit response time
VOUT = 0V to IOUT = ILIMIT (output shorted to
ground)
2
μs
VIL
EN Input Logic Low Voltage
VIN = 2.7V to 5.5V
0.8
V
VIH
EN Input Logic High Voltage
VIN = 2.7V to 5.5V
2
V
ISINK
EN Input leakage
VEN = 0V to 5.5V
1
μA
ILEAK-O
Output leakage current
Disabled, VOUT = 0V
0.5
1
μA
TR
Output turn-on rise time
CL = 1μF, Rload = 10Ω
0.6
1.5
ms
TF
Output turn-off fall time
CL = 1μF, Rload = 10Ω
0.05
0.3
ms
TD(ON)
Output turn-on delay time
CL = 100μF, Rload = 10Ω
0.2
0.5
ms
TD(OFF)
Output turn-off delay time
CL = 100μF, Rload = 10Ω
0.1
0.3
ms
RFLG
FLG output FET on-resistance
IFLG = 10mA
20
40
IFOH
FLG off current
VFLG = 5V
0.01
1
μA
TBlank
FLG blanking time
CL=4.7μF
4
7
15
ms
RDIS
Discharge resistance (Note 4)
VIN = 5V, disabled, IOUT =1mA
100
TSHDN
Thermal shutdown threshold
Enabled, Rload=1kΩ
140
°C
THYS
Thermal shutdown hysteresis
25
°C
θJA
Thermal Resistance Junction-to-
Ambient
SO-8 (Note 5)
115
oC/W
MSOP-8-EP (Note 6)
75
DFN3030E-8 (Note 6)
60
Notes:
3. Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account
separately.
4. The discharge function is active when the device is disabled (when enable is de-asserted or during power-up / power-down when
VIN < VUVLO). The discharge function offers a resistive discharge path for the external storage capacitor for limited time.
5. Test condition for SO-8: Device mounted on FR-4 substrate PCB with minimum recommended pad layout.
6. Test condition for MSOP-8-EP and DFN3030E-8: Device mounted on 2” x 2” FR-4 substrate PCB, 2oz copper, with minimum
recommended pad on top layer and thermal vias to bottom layer ground plane.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com