SSM2518CPZ-R7 datasheet(42/48 Pages) AD

No. de pieza	SSM2518CPZ-R7

Descripción Electrónicos	Digital Input Stereo, 2 W, Class-D

PDF	48 Pages

Scroll/Zoom	100%

Fabricante Electrónico	AD [Analog Devices]

Página de inicio	http://www.analog.com

Logo

42 / 48 page

SSM2518

Data Sheet

Rev. A | Page 42 of 48

Bits

Bit Name

Settings

Description

Reset

Access

[3:0]

DRC_SMIN

DRC Minimum Output Signal Amplitude Setting. This is the minimum

output level produced by the DRC and is used to indicate the expander

lower threshold, or output signal level when the input rises beyond the

noise gate threshold.

0xC

0000

−51 dB

0001

−54 dB

0010

−57 dB

0011

−60 dB

0100

−63 dB

0101

−66 dB

0110

−69 dB

0111

−72 dB

1000

−75 dB

1001

−78 dB

1010

−81 dB

1011

−84 dB

1100

−87 dB

1101

−90 dB

1110

−93 dB

1111

−96 dB

DRC CONTROL 6 REGISTER

Address: 0x0F, Reset: 0x77, Name: DRC_Control_6

Table 28. Bit Descriptions for DRC_Control_6

Bits

Bit Name

Settings

Description

Reset

Access

[7:4]

DRC_ATT

DRC Attack Time. Used to smooth the gain curve at the thresholds (knees)

of each DRC function.

0x7

0000

0 ms

0001

0.1 ms

0010

0.19 ms

0011

0.37 ms

0100

0.75 ms

0101

1.5 ms

SSM2518CPZ-R7 Datasheet(PDF) 42 Page - Analog Devices

SSM2518CPZ-R7 Datasheet(HTML) 42 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Datasheet Descarga

Enlace URL